Prioritized SMT Architecture with IPC Control Method for Real-Time Processing

@article{Yamasaki2007PrioritizedSA,
  title={Prioritized SMT Architecture with IPC Control Method for Real-Time Processing},
  author={Nobuyuki Yamasaki and Ikuo Magaki and Tsutomu Itou},
  journal={13th IEEE Real Time and Embedded Technology and Applications Symposium (RTAS'07)},
  year={2007},
  pages={12-21}
}
This paper describes a novel processor architecture, the prioritized SMT architecture with the IPC control method, to guarantee the execution time of real-time threads. Based on priority set by a real-time scheduler, all hardware resources including cache systems, fetch, issue, and execution units, are controlled, so that our processor can execute multiple threads in real-time. All runnable threads are simultaneously executed as much as possible in priority order, so that the execution order… CONTINUE READING
Highly Cited
This paper has 34 citations. REVIEW CITATIONS
22 Extracted Citations
17 Extracted References
Similar Papers

Referenced Papers

Publications referenced by this paper.
Showing 1-10 of 17 references

Similar Papers

Loading similar papers…