Corpus ID: 8259821

Predicting the Phase Noise of PLL-Based Frequency Synthesizers

@inproceedings{Kundert2001PredictingTP,
  title={Predicting the Phase Noise of PLL-Based Frequency Synthesizers},
  author={Kenneth S. Kundert},
  year={2001}
}
Version 4e, August 2006 A methodology is presented for predicting the phase noise of a PLL-based frequency synthesizer using simulation that is both accurate and efficient. The methodology begins by characterizing the phase noise behavior of the blocks that make up the PLL using transistor-level RF noise simulation. For each block, the phase noise is extracted and applied to a phase-domain model for the entire PLL. 
Modeling Jitter in PLL-based Frequency Synthesizers
TLDR
A methodology is presented for modeling the jitter in a Phase-Locked Loop (PLL) that is both accurate and efficient and efficient enough to be applied to PLLs acting as frequency synthesizers with large divide ratios. Expand
Frequency Synthesis Modeling Jitter in PLL-based Frequency Synthesizers
Version 4, 1 April 2003 A methodology is presented for modeling the jitter in a Phase-Locked Loop (PLL) that is both accurate and efficient. The methodology begins by characterizing the noiseExpand
Predicting the jitter of PLL-DLL Based frequency synthesizers
  • G. Patel, S. Sharma
  • Computer Science
  • Int. J. Wavelets Multiresolution Inf. Process.
  • 2014
TLDR
Jitter of PLL and DLL has been reduced by proposed technique and the methodological nature of the approach would manifest itself in the development of a clear step-by-step procedure for the design of the constituent components of the same. Expand
A reference spur estimation method for integer-N PLLs
TLDR
In this paper, the spur transfer function is derived, and the method is implemented in Verilog-A, where the prediction results match well with the close-loop transistor-level simulation. Expand
A band-reject nested-PLL phase-noise reduction scheme for clock-cleaners
  • M. Pardo, F. Ayazi
  • Engineering, Computer Science
  • 2011 IEEE International Symposium of Circuits and Systems (ISCAS)
  • 2011
This paper proposes a clock-conditioner architecture that minimizes the incidence of the input signal phase-noise (PN) in phase-locked-loop (PLL)-based cleaners by modifying the correspondingExpand
A Band-Reject Nested-PLL Clock Cleaner Using a Tunable MEMS Oscillator
  • M. Pardo, F. Ayazi
  • Physics, Computer Science
  • IEEE Transactions on Circuits and Systems I: Regular Papers
  • 2014
TLDR
To maintain lower integrated phase noise, the proposed scheme uses a high- Q MEMS-based VCO to effectively smoothen the transition of the response between the two dominant noise sources. Expand
An ultra-low phase-noise ka-band tunable frequency synthesizer
This paper presents a Ka-band, fractional-N phase-locked loop (PLL) for use in radar applications. The PLL, with a tuning range of 31.7-36.0 GHz, utilizes a high-speed sigma-delta SigmaDeltaExpand
Fast PLL simulation using nonlinear VCO macromodels for accurate prediction of jitter and cycle-slipping due to loop non-idealities and supply noise
TLDR
The proposed ionlinear technique captum the dynamics of complex phenomena such as locking, cycle slipping and power supply noise induced PLL jitter, replicating qualitative features from full SPICE simulations accurately while providing speedups of over two orders of magnitude. Expand
The phase noise of an oscillator employing a dual MEMS resonator temperature compensation scheme
The analysis of the phase noise generated in an oscillator employing a dual MEMS resonator compensation scheme is presented. The analysis and simulations show that when the difference between theExpand
Feasibility study of frequency doubling using an anxor-gate method
The performance of the integrated Frequency Synthesizers relies on a clean fixed reference frequency, which is usually derived from a crystal. Unfortunately, commercial low cost crystal oscillatorsExpand
...
1
2
...

References

SHOWING 1-10 OF 33 REFERENCES
Modeling Jitter in PLL-based Frequency Synthesizers
TLDR
A methodology is presented for modeling the jitter in a Phase-Locked Loop (PLL) that is both accurate and efficient and efficient enough to be applied to PLLs acting as frequency synthesizers with large divide ratios. Expand
Modeling and Simulation of Jitter in Phase-Locked Loops
TLDR
A methodology is presented for predicting the jitter performance of a PLL using simulation that is both accurate and efficient, and efficient enough to be applied to complex systems, such as frequency synthesizers with large divide ratios or fractional-N synthesizers. Expand
Simulation and modeling of phase noise in open-loop oscillators
This paper presents a discussion about the definition of phase noise for general oscillation waveforms; a numerical method for transistor-level simulation and characterization of phase noise inExpand
Delta-sigma modulation in fractional-N frequency synthesis
A description is given of a delta-sigma ( Delta - Sigma ) modulation and fractional-N frequency division technique for performing indirect digital frequency synthesis using a phase-locked loop (PLL).Expand
Noise in mixers, oscillators, samplers, and logic an introduction to cyclostationary noise
  • J. Phillips, K. Kundert
  • Engineering
  • Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044)
  • 2000
The proliferation of wireless and mobile products has dramatically increased the number and variety of low power, high performance electronic systems being designed. Noise is an important limitingExpand
Behavioral simulation techniques for phase/delay-locked systems
TLDR
Simulation techniques are described in the framework of phase/delay-locked systems, but simulation methodology and the results attained in this work are applicable to the behavioral simulation of mixed-mode nonlinear dynamic systems. Expand
Physical processes of phase noise in differential LC oscillators
  • J. Rael, A. Abidi
  • Physics
  • Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044)
  • 2000
There is an unprecedented interest among circuit designers today to obtain insight into the mechanisms of phase noise in LC oscillators. For only with this insight is it possible to optimizeExpand
Analysis and Simulation of Noise in Nonlinear Electronic Circuits and Systems
TLDR
Noise in Free Running Oscillators: Behavioral Modeling and Simulation of Phase-Locked Loops, and Conclusions and Future Work. Expand
A 2-GHz low-power single-chip CMOS receiver for WCDMA applications
This paper describes a 2-GHz single-chip 0.25-µm CMOS receiver for WCDMA applications. The receiver is based on a direct-conversion architecture and implements all RF components, including theExpand
Determination of the correlation spectrum of oscillators with low noise
A general expression for the correlation spectrum of an oscillator, described by a set of nonlinear ordinary differential equations with intrinsic noise sources, is derived by a first-orderExpand
...
1
2
3
4
...