Power efficient design of SRAM arrays and optimal design of signal and power distribution networks in VLSI circuits
@inproceedings{Amelifard2007PowerED,
title={Power efficient design of SRAM arrays and optimal design of signal and power distribution networks in VLSI circuits},
author={B. Amelifard},
year={2007}
}Figures and Tables from this paper
Figures and Tables
figure 2.1 
figure 3.1 
table 3.1 
table 3.10 
table 3.11 
table 3.12 
figure 3.2 
table 3.2 
figure 3.3 
table 3.3 
figure 3.4 
table 3.4 
table 3.5 
figure 3.5 
table 3.6 
table 3.7 
table 3.8 
table 3.9 
figure 4.1 
figure 4.10 
table 4.1 
figure 4.11 
figure 4.2 
table 4.2 
figure 4.3 
figure 4.4 
figure 4.5 
figure 4.6 
figure 4.7 
figure 4.8 
figure 4.9 
figure 5.1 
table 5.1 
figure 5.10 
figure 5.2 
table 5.2 
figure 5.3 
table 5.3 
figure 5.4 
table 5.4 
figure 5.5 
table 5.5 
figure 5.6 
figure 5.7 
figure 5.8 
figure 5.9 
table 6.1 
figure 6.2 
table 6.2 
figure 6.3 
table 6.3 
figure 6.4 
table 6.4 
figure 6.5 
table 6.5 
table 6.6 
figure 7.1 
table 7.1 
figure 7.10 
figure 7.11 
figure 7.12 
figure 7.13 
figure 7.2 
table 7.2 
figure 7.3 
table 7.3 
figure 7.4 
figure 7.5 
figure 7.6 
figure 7.7 
figure 7.8 
figure 7.9 
figure 8.1 
table 8.1 
figure 8.2 
table 8.2 
figure 8.3 
table 8.3 
figure 8.4 
figure 8.5 
figure 8.6 
figure 8.7 
figure 8.8
4 Citations
Salvaging chips with caches beyond repair
- Engineering, Computer Science
- 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)
- 2012
- 11
Low-Power Fanout Optimization Using Multi Threshold Voltages and Multi Channel Lengths
- Engineering, Computer Science
- IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- 2009
- 3
- PDF
Optimal Design of the Power-Delivery Network for Multiple Voltage-Island System-on-Chips
- Engineering, Computer Science
- IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- 2009
- 41
- PDF
References
SHOWING 1-10 OF 142 REFERENCES
A forward body-biased low-leakage SRAM cache: device, circuit and architecture considerations
- Engineering, Computer Science
- IEEE Transactions on Very Large Scale Integration (VLSI) Systems
- 2005
- 106
- Highly Influential
An effective power mode transition technique in MTCMOS circuits
- Engineering, Computer Science
- Proceedings. 42nd Design Automation Conference, 2005.
- 2005
- 50
- Highly Influential
- PDF
SRAM leakage suppression by minimizing standby supply voltage
- Engineering, Computer Science
- International Symposium on Signals, Circuits and Systems. Proceedings, SCS 2003. (Cat. No.03EX720)
- 2004
- 229
- Highly Influential
- PDF
A fanout optimization algorithm based on the effort delay model
- Computer Science
- IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.
- 2003
- 13
- Highly Influential
- PDF
TPS60503 Datasheet
- [online] http://www.ti.com/lit/gpn/tps60503
Gate oxide leakage current analysis and reduction for VLSI circuits
- Engineering, Computer Science
- IEEE Transactions on Very Large Scale Integration (VLSI) Systems
- 2004
- 143
- Highly Influential
- PDF
Leakage in nano-scale technologies: mechanisms, impact and design considerations
- Computer Science, Engineering
- Proceedings. 41st Design Automation Conference, 2004.
- 2004
- 66
- Highly Influential
- PDF
A 32-bit PowerPC system-on-a-chip with support for dynamic voltage scaling and dynamic frequency scaling
- Engineering
- 2002
- 243
- Highly Influential
Analysis and future trend of short-circuit power
- Physics, Computer Science
- IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.
- 2000
- 116
- Highly Influential
- PDF
Design issues for Dynamic Voltage Scaling
- Computer Science, Biology
- ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514)
- 2000
- 394
- Highly Influential
- PDF