Corpus ID: 108806867

Power efficient design of SRAM arrays and optimal design of signal and power distribution networks in VLSI circuits

@inproceedings{Amelifard2007PowerED,
  title={Power efficient design of SRAM arrays and optimal design of signal and power distribution networks in VLSI circuits},
  author={B. Amelifard},
  year={2007}
}
  • B. Amelifard
  • Published 2007
  • Engineering
  • 4 Citations
    Salvaging chips with caches beyond repair
    • 11
    Low-Power Fanout Optimization Using Multi Threshold Voltages and Multi Channel Lengths
    • 3
    • PDF
    Optimal Design of the Power-Delivery Network for Multiple Voltage-Island System-on-Chips
    • B. Amelifard, Massoud Pedram
    • Engineering, Computer Science
    • IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
    • 2009
    • 41
    • PDF

    References

    SHOWING 1-10 OF 142 REFERENCES
    A forward body-biased low-leakage SRAM cache: device, circuit and architecture considerations
    • 106
    • Highly Influential
    An effective power mode transition technique in MTCMOS circuits
    • 50
    • Highly Influential
    • PDF
    SRAM leakage suppression by minimizing standby supply voltage
    • 229
    • Highly Influential
    • PDF
    A fanout optimization algorithm based on the effort delay model
    • 13
    • Highly Influential
    • PDF
    TPS60503 Datasheet
    • [online] http://www.ti.com/lit/gpn/tps60503
    Gate oxide leakage current analysis and reduction for VLSI circuits
    • 143
    • Highly Influential
    • PDF
    Leakage in nano-scale technologies: mechanisms, impact and design considerations
    • 66
    • Highly Influential
    • PDF
    A 32-bit PowerPC system-on-a-chip with support for dynamic voltage scaling and dynamic frequency scaling
    • 243
    • Highly Influential
    Analysis and future trend of short-circuit power
    • K. Nose, T. Sakurai
    • Physics, Computer Science
    • IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.
    • 2000
    • 116
    • Highly Influential
    • PDF
    Design issues for Dynamic Voltage Scaling
    • T. Burd, R. Brodersen
    • Computer Science, Biology
    • ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514)
    • 2000
    • 394
    • Highly Influential
    • PDF