Power awareness through selective dynamically optimized traces

@article{Rosner2004PowerAT,
  title={Power awareness through selective dynamically optimized traces},
  author={Roni Rosner and Yoav Almog and Micha Moffie and Naftali Schwartz and Avi Mendelson},
  journal={Proceedings. 31st Annual International Symposium on Computer Architecture, 2004.},
  year={2004},
  pages={162-173}
}
We present the PARROT concept that seeks to achievehigher performance with reduced energy consumptionthrough gradual optimization of frequently executed codetraces. The PARROT microarchitectural framework integratestrace caching, dynamic optimizations and pipelinedecoupling. We employ a selective approach for applyingcomplex mechanisms only upon the most frequently usedtraces to maximize the performance gain at any givenpower constraint, thus attaining finer control of tradeoffsbetween… CONTINUE READING

Citations

Publications citing this paper.
SHOWING 1-10 OF 38 CITATIONS

LAR-CC: Large atomic regions with conditional commits

  • International Symposium on Code Generation and Optimization (CGO 2011)
  • 2011
VIEW 5 EXCERPTS
CITES METHODS & BACKGROUND
HIGHLY INFLUENCED

TAO: two-level atomicity for dynamic binary optimizations

  • CGO
  • 2010
VIEW 8 EXCERPTS
CITES BACKGROUND, RESULTS & METHODS

Quantitative characterization of the software layer of a HW/SW co-designed processor

  • 2016 IEEE International Symposium on Workload Characterization (IISWC)
  • 2016

The heterogeneous block architecture

  • 2014 IEEE 32nd International Conference on Computer Design (ICCD)
  • 2014
VIEW 1 EXCERPT
CITES BACKGROUND

BlockChop: Dynamic squash elimination for hybrid processor architecture

  • 2012 39th Annual International Symposium on Computer Architecture (ISCA)
  • 2012
VIEW 3 EXCERPTS
CITES BACKGROUND & METHODS

References

Publications referenced by this paper.
SHOWING 1-2 OF 2 REFERENCES