Power-aware modulo scheduling for high-performance VLIW processors

@inproceedings{Yun2001PowerawareMS,
  title={Power-aware modulo scheduling for high-performance VLIW processors},
  author={Han-Saem Yun and Jihong Kim},
  booktitle={ISLPED},
  year={2001}
}
For high-performance processors, the step power and peak power, which are closely related to the chip reliability, are important design constraints, often more than the average power. In VLIW processors where a single instruction may contain a variable number of operations, the step power and peak power vary significantly depending on the parallel schedule generated by a parallelizing compiler. In this paper, we propose a power-aware modulo scheduling algorithm for high-performance VLIW… CONTINUE READING
Highly Cited
This paper has 68 citations. REVIEW CITATIONS

From This Paper

Figures, tables, and topics from this paper.

Citations

Publications citing this paper.
Showing 1-10 of 45 extracted citations

Towards a software approach to mitigate voltage emergencies

Proceedings of the 2007 international symposium on Low power electronics and design (ISLPED '07) • 2007
View 3 Excerpts
Highly Influenced

Wearout-aware compiler-directed register assignment for embedded systems

Thirteenth International Symposium on Quality Electronic Design (ISQED) • 2012
View 1 Excerpt

Leakage-Aware Modulo Scheduling for Embedded VLIW Processors

Journal of Computer Science and Technology • 2011
View 3 Excerpts

68 Citations

051015'00'04'09'14'19
Citations per Year
Semantic Scholar estimates that this publication has 68 citations based on the available data.

See our FAQ for additional information.

References

Publications referenced by this paper.
Showing 1-2 of 2 references

Similar Papers

Loading similar papers…