Power-aware NoC Reuse on the Testing of Core-based Systems

Abstract

This work discusses the impact of power consumption on the test time of core-based systems, when an available on-chip network is reused as test access mechanism. A previously proposed technique for the reuse of an on-chip network is extended to consider power consumption during test, while minimizing the system testing time. Experimental results with the ITC’02 SoC benchmarks show that although power constraints can preclude the full exploration of the network parallelism, this platform is still a powerful mechanism for the system test time reduction at a very low

DOI: 10.1109/TEST.2003.1270888

Extracted Key Phrases

12 Figures and Tables

Statistics

01020'04'06'08'10'12'14'16
Citations per Year

92 Citations

Semantic Scholar estimates that this publication has 92 citations based on the available data.

See our FAQ for additional information.

Cite this paper

@inproceedings{Cota2003PowerawareNR, title={Power-aware NoC Reuse on the Testing of Core-based Systems}, author={{\'E}rika F. Cota and Luigi Carro and Fl{\'a}vio Rech Wagner and Marcelo Lubaszewski}, booktitle={ITC}, year={2003} }