Corpus ID: 9470433

Power and Delay Comparison in betweenDifferent types of Full Adder Circuits

@article{Saradindu2012PowerAD,
  title={Power and Delay Comparison in betweenDifferent types of Full Adder Circuits},
  author={P. Saradindu and A.Banerjee B.Maji},
  journal={International Journal of Advanced Research in Electrical, Electronics and Instrumentation Energy},
  year={2012},
  volume={1},
  pages={168-172}
}
  • P. Saradindu, A.Banerjee B.Maji
  • Published 2012
  • Computer Science
  • International Journal of Advanced Research in Electrical, Electronics and Instrumentation Energy
    • This paper describes the speed of the design is limited by size of the transistors, parasitic capacitance and delay in the critical path. Power consumption and speed are two important but conflicting design aspects; hence a better metric to evaluate circuit performance is power delay product (PDP).The driving capability of a full adder is very important, because, full adders are mostly used in cascade configuration, where the output of one provides the input for other. If the full adders lack… CONTINUE READING
    41 Citations
    Highly Influential Citations
    2
    Background Citations
    13
    Methods Citations
    6
    Results Citations
    1

    Figures and Topics from this paper

    Figures

    Explore Further: Topics Discussed in This Paper

    41 Citations
    Citation Type

    Citation Type

    Performance Analysis of 1-bit Full Adder with Optimized Leakage Power using Cadence 180nm & 90nm Technology
    • PDF
    PROPAGATION DELAY BASED COMPARISON OF
    • 1
    Power and delay efficient Full Adder Design for various technology
    Analysis of various full-adder circuits in cadence
    • 9
    Design and Comparative Analysis of CMOS Full Adder Cells Using Tanner EDA Tool
    • 1
    • PDF
    Body Biased High Speed Full Adder to LNCS/LNAI/LNBI Proceedings
    Leakage Power Reduction in 5-Bit Full Adder using Keeper & Footer Transistor
    • PDF
    Comparison of Single Bit 14 T and 8 T Full Adder for Low-Power VLSI Design
    • PDF
    DESIGN OF AREA AND POWER EFFICIENT HALF ADDER USING TRANSMISSION GATE
    • 4
    • PDF
    A comparative study on adders
    • 2

    References

    SHOWING 1-10 OF 22 REFERENCES
    A Novel High-Speed and Energy Efficient 10-Transistor Full Adder Design
    • 225
    A novel high-performance CMOS 1 bit full-adder cell
    • 70
    A study and comparison of full adder cells based on the standard static CMOS logic
    • 36
    ULPFA: A New Efficient Design of a Power-Aware Full Adder
    • 109
    • Highly Influential
    Low-power logic styles: CMOS versus pass-transistor logic
    • 964
    • PDF
    Design and analysis of 10-transistor full adders using novel XOR-XNOR gates
    • H. Bui, A. Al-Sheraidah, Yuke Wang
    • Computer Science
    • WCC 2000 - ICSP 2000. 2000 5th International Conference on Signal Processing Proceedings. 16th World Computer Congress 2000
    • 2000
    • 72
    A novel low power energy recovery full adder cell
    • 238
    • PDF
    Low-voltage low-power CMOS full adder
    • 311
    Design of a low power CVSL full adder using low-swing technique
    • J. H. Kang, J. Kim
    • Computer Science, Engineering
    • 2004 IEEE International Conference on Semiconductor Electronics
    • 2004
    • 14
    Novel 10-T full adders realized by GDI structure
    • 75