Power Reduction and Speed Augmentation in LFSR for Improved Sequence Generation Using Transistor Stacking Method

@inproceedings{Sahu2013PowerRA,
  title={Power Reduction and Speed Augmentation in LFSR for Improved Sequence Generation Using Transistor Stacking Method},
  author={Vikas Kumar Sahu and Mr. Pradeep Kumar},
  year={2013}
}
In many electronics circuit Linear Feedback Shift Register (LFSR) used for generating sequences. So for high performance applications LFSR should have to generate efficient sequences. There are so many methods of generating very efficient sequences. The demand and popularity of portable LFSR is driving designers to strive for small silicon area, higher speeds, low power dissipation and reliability. Compared to static LFSR, dynamic LFSR offers good performance. Wide fan-in logic such as domino… CONTINUE READING

Citations

Publications citing this paper.

References

Publications referenced by this paper.
Showing 1-10 of 23 references

Leakage Current Controlling Mechanism Using High K Dielectric + Metal Gate

  • Abhishek Kumar
  • International Journal of Information Technology…
  • 2012

Malarkann2, LEAKAGE POWER REDUCTION AND ANALYSIS OF CMOS SEQUENTIAL CIRCUITS

  • S. M. Janaki Rani
  • International Journal of VLSI design…
  • 2012

Performance Analysis Of 8-Bit ALU For Power In 32 Nm Scale

  • Pooja Vaishnav, Mr. Vishal Moyal
  • International Journal of Engineering Research…
  • 2012

T.JAYACHANDRA PRASAD2, Design of High Performance Dynamic CMOS Circuits in Deep Submicron Technology, Salendra

  • SALENDRA.GOVINDARAJULU, DR
  • Govindarajulu et. al. / International Journal of…
  • 2010

Similar Papers

Loading similar papers…