Power Optimized Counter Based Clock Design Using Pass Transistor Technique

Abstract

This paper proposes a advanced method of extended true-single-phase-clock (E-TSPC) based divide-by-2/3 counter design for providing low supply voltage and low power consumption. The counting logic and the mode selection control can be desingned by the help of single transistor using wired OR method. The proposed method mainly focus on for saving power… (More)

Topics

1 Figure or Table

Cite this paper

@inproceedings{Kumar2013PowerOC, title={Power Optimized Counter Based Clock Design Using Pass Transistor Technique}, author={Anand Kumar}, year={2013} }