• Corpus ID: 33796511

Power Optimization for Low Power VLSI Circuits

@inproceedings{Gupta2016PowerOF,
  title={Power Optimization for Low Power VLSI Circuits},
  author={Sumit Kumar Gupta and Sukanya Padave},
  year={2016}
}
This paper, presents a concept of the power optimization theory approach , the estimation techniques and optimization circuits used for low power VLSI circuits. In newer technologies, power is a primary design constraint. Power dissipation has skyrocketed due to transistor scaling, chip transistor counts and clock frequencies. Successful chip design requires low power consideration, and determination of the locations (spots) on the die where power dissipation occurs. The need for low power… 

Figures from this paper

An Analysis of Power Dissipation Analysis and Power Dissipation optimization Methods in Digital Chip Layout Design
TLDR
This paper first discusses the sources and types of chip power dissipation, then introduces the methods of static power Dissipation analysis and dynamic power dissention analysis, and finally gives the power dissidence analysis and optimization methods of IC chip digital layout design stage.
LOW ENERGY COMPUTER ARCHITECTURE DESIGNS By Mervat
.................................................................................................................... VII CHAPTER
POWER ANALYSIS OF D FLIP-FLOP USING LEAKAGE REDUCTION TECHNIQUE
The fast advance in semiconductor innovation has driven the element sizes to be contracted using profound submicron forms; along these lines, the amazingly complex usefulness is empowered to be

References

SHOWING 1-10 OF 13 REFERENCES
A REPORT ON LOW POWER VLSI CURCUIT DESIGN
TLDR
A new family of logic styles called pres et Skewed Static Logic (PSSL) is proposed, which bridges the gap between the two main logic styles, static C MOS logic and domino logic, occupying an intermedia te region in the energy-delay-robustness space between the tw o..
A Survey of VLSI Techniques for Power Optimization and Estimation of Optimization
TLDR
A review of the power optimization theory approach and the estimation techniques of recent proposition is presented and a survey of layout techniques in order to design low power digital CMOS circuits is presented.
Energy Efficient Advanced Low Power CMOS Design to reduce power consumption in Deep Submicron Technologies in CMOS Circuit for VLSI Design
Low power has emerged as a principal theme in today's electronic industry. Energy efficiency is one of the most critical features of modern electronic systems designed for high speed and portable
Leakage power analysis and reduction: models, estimation and tools
The high leakage current in the nanometre regime is becoming a significant proportion of power dissipation in CMOS circuits as threshold voltage, channel length and gate oxide thickness are scaled.
Sleepy Stack Reduction of Leakage Power
TLDR
This work proposes a novel leakage reduction technique, named “sleepy stack,” which can be applied to general logic design and retains exact logic state, making it better than traditional sleep and zigzag techniques while saving leakage power consumption.
Cramming More Components Onto Integrated Circuits
  • G. Moore
  • Computer Science
    Proceedings of the IEEE
  • 1998
The future of integrated electronics is the future of electronics itself. The advantages of integration will bring about a proliferation of electronics, pushing this science into many new areas.
JyotiBudakoti,”Energy Efficient Advanced Low Power CMOS Design to reduce power consumption in Deep Submicron Technologies in CMOS Circuit for VLSI Design”,International
  • Journal of Advanced Research in Computer and Communication Engineering
  • 2014
Power Efficient VLSI Inverter Design using Adiabatic Logic and Estimation of Power dissipation using VLSI-EDA Tool
Power dissipation becoming a limiting factor in VLSI circuits and systems. Due to relatively high complexity of VLSI systems used in various applications, the power dissipation in CMOS inverter,
Optimization Techniques for Low Power VLSI Circuits
TLDR
This paper surveys state-of-the-art optimization methods that target low power dissipation in VLSI circuits.
...
...