Power-Limited Design


Technology scaling has entered a new era, where the chip performance is constrained by its power dissipation. Although the power limits vary with the application domain, they dictate the choice of technology, and architecture, and dictate the use of implementation techniques that trade off performance for power savings. This paper examines the technology… (More)
DOI: 10.1109/ICECS.2007.4511143

4 Figures and Tables


  • Presentations referencing similar topics