Placement and routing in 3D integrated circuits

@article{Ababei2005PlacementAR,
  title={Placement and routing in 3D integrated circuits},
  author={Cristinel Ababei and Yan Feng and Brent Goplen and Hushrav Mogal and Tianpei Zhang and Kia Bazargan and Sachin S. Sapatnekar},
  journal={IEEE Design & Test of Computers},
  year={2005},
  volume={22},
  pages={520-531}
}
  • Cristinel Ababei, Yan Feng, +4 authors Sachin S. Sapatnekar
  • Published 2005
  • Computer Science
  • IEEE Design & Test of Computers
  • Three-dimension technologies offer great promise in providing improvements in the overall circuit performance. [...] Key Method The factors that are important in each style are different, so that a one-size-fits-all approach is impractical, and therefore, we present separate approaches for 3D physical design for each of these technologies. Hence, our FPGA placement method uses a two-step optimization process that minimizes inter-tier vias first, followed by further optimization within and across tiers. In…Expand Abstract

    Citations

    Publications citing this paper.
    SHOWING 1-10 OF 132 CITATIONS

    A cells and I/O pins partitioning refinement algorithm for 3D VLSI circuits

    VIEW 4 EXCERPTS
    CITES BACKGROUND & METHODS
    HIGHLY INFLUENCED

    Unbalacing the I/O Pins Partitioning for Minimizing Inter-Tier Vias in 3D VLSI Circuits

    VIEW 3 EXCERPTS
    CITES METHODS

    Architecture level optimization of 3-dimensional tree-based FPGA

    VIEW 4 EXCERPTS
    CITES BACKGROUND & METHODS
    HIGHLY INFLUENCED

    Design space exploration for 3D integrated circuits

    • Yuan Xie, Yuchun Ma
    • Engineering
    • 2008 9th International Conference on Solid-State and Integrated-Circuit Technology
    • 2008
    VIEW 1 EXCERPT
    CITES BACKGROUND

    Designing 3D tree-based FPGA: Interconnect optimization and thermal analysis

    FILTER CITATIONS BY YEAR

    2006
    2020

    CITATION STATISTICS

    • 16 Highly Influenced Citations

    References

    Publications referenced by this paper.
    SHOWING 1-10 OF 22 REFERENCES

    Three-dimensional place and route for FPGAs

    VIEW 1 EXCERPT

    Thermal via placement in 3D ICs

    VIEW 1 EXCERPT

    Fast timing-driven partitioning-based placement for island style FPGAs

    Fabrication technologies for three-dimensional integrated circuits

    VIEW 1 EXCERPT

    A timing-constrained simultaneous global routing algorithm

    VIEW 1 EXCERPT

    An SOI-based three-dimensional integrated circuit technology

    VIEW 1 EXCERPT