Placement and Routing in 3D Integrated Circuits


Advances in the chip fabrication technology have begun to make manufacturing 3D chips a reality. For 3D designs to achieve their full potential, it is imperative to develop effective physical design strategies that handle the complexities and new objectives specific to 3D designs. We present two frameworks of placement and routing techniques, for 3D FPGA and for 3D standard cell based designs, respectively. Our method addresses wire length, delay and area minimization, as well as thermal optimization during placement and routing phases. These two flows have been used to obtain optimized layouts for benchmarks with upto 8000 FPGA blocks and tens of thousands of standard cells, respectively.

DOI: 10.1109/MDT.2005.150

Extracted Key Phrases

14 Figures and Tables

Citations per Year

124 Citations

Semantic Scholar estimates that this publication has 124 citations based on the available data.

See our FAQ for additional information.

Cite this paper

@article{Ababei2005PlacementAR, title={Placement and Routing in 3D Integrated Circuits}, author={Cristinel Ababei and Yan Feng and Brent Goplen and Hushrav Mogal and Tianpei Zhang and Kia Bazargan and Sachin S. Sapatnekar}, journal={IEEE Design & Test of Computers}, year={2005}, volume={22}, pages={520-531} }