Placement and Routing for Three-Dimensional FPGAs

@inproceedings{Alexander1996PlacementAR,
  title={Placement and Routing for Three-Dimensional FPGAs},
  author={Michael J. Alexander and James P. Cohoon and John Karro and Edward L. Peters and A Gabriel and RobinsDepartment},
  year={1996}
}
We explore physical layout for a three-dimensional (3D) FPGA architecture. For placement, we introduce a top-down partitioning technique based on rectilinear Steiner trees; we then employ a one-step router to produce the nal layout. Experimental results indicate that our approach produces eeective 3D layouts, using considerably shorter average interconnect distance than is achievable with conventional 2D FPGA's of comparable size. 
Highly Cited
This paper has 33 citations. REVIEW CITATIONS