Physically aware High Level Synthesis design flow

@article{Tatsuoka2015PhysicallyAH,
  title={Physically aware High Level Synthesis design flow},
  author={Masato Tatsuoka and Ryosuke Watanabe and Tatsushi Otsuka and Takashi Hasegawa and Qiang Zhu and Ryosuke Okamura and Xingri Li and Tsuyoshi Takabatake},
  journal={2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC)},
  year={2015},
  pages={1-6}
}
High Level Synthesis (HLS) has many productivity advantages over traditional RTL design, but routing congestion is difficult to resolve due to the lack of physical information in HLS. In this paper we propose a novel design flow by integrating a HLS tool with physically aware logic synthesis technology. Using this approach, one can discover congestion problems early and trace their sources to specific parts of the input SystemC models. This allows designers to resolve the congestion problems… CONTINUE READING

Citations

Publications citing this paper.
SHOWING 1-5 OF 5 CITATIONS

Optimization of Physically-Aware Synthesis for Digital Implementation Flow

Leo E. Geralla, Melvin Joey de Guzman, Jefferson A. Hora
  • 2018
VIEW 8 EXCERPTS
CITES BACKGROUND
HIGHLY INFLUENCED

Wire congestion aware high level synthesis flow with source code compiler

  • 2018 International Conference on IC Design & Technology (ICICDT)
  • 2018
VIEW 6 EXCERPTS
CITES METHODS & BACKGROUND

Machine Learning Based Routing Congestion Prediction in FPGA High-Level Synthesis

  • 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)
  • 2019
VIEW 1 EXCERPT
CITES METHODS

High quality IP design using high-level synthesis design flow

  • 2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC)
  • 2016
VIEW 2 EXCERPTS
CITES METHODS