Corpus ID: 62501541

Physical synthesis toolkit for area and power optimization on fpgas

@inproceedings{Czajkowski2008PhysicalST,
  title={Physical synthesis toolkit for area and power optimization on fpgas},
  author={T. Czajkowski},
  year={2008}
}
  • T. Czajkowski
  • Published 2008
  • Computer Science
  • A Field-Programmable Gate Array (FPGA) is a configurable platform for implementing a variety of logic circuits. It implements a circuit by the means of logic elements, usually Lookup Tables, connected by a programmable routing network. To utilize an FPGA effectively Computer Aided Design (CAD) tools have been developed. These tools implement circuits by using a traditional CAD flow, where the circuit is analyzed, synthesized, technology mapped, and finally placed and routed on the FPGA fabric… CONTINUE READING
    3 Citations
    Decomposition-Based Vectorless Toggle Rate Computation for FPGA Circuits
    • T. Czajkowski, S. Brown
    • Computer Science
    • IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
    • 2010
    • 8
    An efficient implementation of lattice-ladder multilayer perceptrons in field programmable gate arrays
    • Highly Influenced
    • PDF
    Applications of TORC: An Open Toolkit for Reconfigurable Computing
    • 4
    • PDF

    References

    SHOWING 1-10 OF 63 REFERENCES
    BDD-based logic synthesis for LUT-based FPGAs
    • 68
    • PDF
    RASP: A General Logic Synthesis System for SRAM-Based FPGAs
    • J. Cong, John Peck, Y. Ding
    • Computer Science
    • Fourth International ACM Symposium on Field-Programmable Gate Arrays
    • 1996
    • 110
    • PDF
    FlowMap: an optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs
    • J. Cong, Y. Ding
    • Computer Science
    • IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.
    • 1994
    • 648
    • PDF
    Two-stage physical synthesis for FPGAs
    • 13
    • PDF
    Architecture evaluation for power-efficient FPGAs
    • 196
    • PDF
    FPGA Design Automation: A Survey
    • 141
    • PDF
    Dynamic power consumption in Virtex™-II FPGA family
    • 445
    • PDF
    Measuring the Gap Between FPGAs and ASICs
    • 772
    FPGA Technology Mapping for Power Minimization
    • 72
    Placement-driven technology mapping for LUT-based FPGAs
    • 35
    • PDF