Performance gain from data and control dependency elimination in embedded processors

@article{Codreanu2010PerformanceGF,
  title={Performance gain from data and control dependency elimination in embedded processors},
  author={Valeriu Codreanu and Radu Hobincu},
  journal={2010 9th International Symposium on Electronics and Telecommunications},
  year={2010},
  pages={47-50}
}
This paper presents a way of increasing overall performance in embedded processors by introducing a multithreading interleaved execution model that can be applied to any Instruction Set Architecture. Usual acceleration techniques as superpipeline or branch prediction are not suited for embedded machines due to their inherent inefficiency. We will show that by removing dependencies within a processor and thus eliminating the need for extra hardware required for keeping the overall coherence… CONTINUE READING
4 Citations
9 References
Similar Papers

References

Publications referenced by this paper.
Showing 1-9 of 9 references

Apple's A4 dissected, discussed...and tantalizing

  • Paul Boldt, Don Scansen, Tim Whibley
  • EETimes. [Interactive]
  • 2010
Highly Influential
3 Excerpts

CortexTM-A8 - Technical Reference Manual. [Interactive] [Cited

  • ARM Company
  • 2010
1 Excerpt

Bistriceanu: ―DIALISP - a LISP Machine

  • G. Stefan, A. Paun, V. A. Birnbaum
  • Proceedings of the ACM Symposium on LISP and…
  • 1984

Small wonder : inside Intel ' s Silverthorne ultramobile CPU

  • Arstehnica.
  • 1984

A Pipelined, Shared Resource MIMD Computer

  • B. J. Smith
  • Proc. of the 1978 Intl. Conf. on Parallel…
  • 1978

Similar Papers

Loading similar papers…