Performance evaluation of wireless networks on chip architectures

  title={Performance evaluation of wireless networks on chip architectures},
  author={Amlan Ganguly and Kevin Chang and Partha Pratim Pande and Benjamin Belzer and Alireza Nojeh},
  journal={2009 10th International Symposium on Quality Electronic Design},
The performance benefits of conventional Network-on-Chip (NoC) architectures are limited by the high latency and energy dissipation in long distance multihop communication between embedded cores. To alleviate these problems, wireless on-chip networks are envisioned. Using miniaturized on-chip antennas as an enabling technology, wireless NoCs (WiNoCs) can be designed. In this paper we elaborate on the design methodology and technology requirements for a WiNoC and evaluate its performance. It is… CONTINUE READING
6 Citations
19 References
Similar Papers


Publications referenced by this paper.
Showing 1-10 of 19 references

A 0.18 μm CMOS Impulse Radio Based UWB Transmitter for Global Wireless Interconnections of 3D Stacked-Chip System

  • M. Fukuda et. al.
  • Proc. Int’l Conf. Solid State Devices and…
  • 2006
1 Excerpt

Similar Papers

Loading similar papers…