Performance evaluation of memory consistency models for shared-memory multiprocessors

@inproceedings{Gharachorloo1991PerformanceEO,
  title={Performance evaluation of memory consistency models for shared-memory multiprocessors},
  author={Kourosh Gharachorloo and Anoop Gupta and John L. Hennessy},
  booktitle={ASPLOS IV},
  year={1991}
}
  • Kourosh Gharachorloo, Anoop Gupta, John L. Hennessy
  • Published in ASPLOS IV 1991
  • Computer Science
  • The memory consistency model supported by a multiprocessor architecture determines the amount of buffering and pipelining that may be used to hide or reduce the latency of memory accesses. Several different consistency models have been proposed. These range from sequential consistency on one end, allowing very limited buffering, to release consistency on the other end, allowing extensive buffering and pipelining. The processor consistency and weak consistency models fall in between. The… CONTINUE READING

    Create an AI-powered research feed to stay up to date with new papers like this posted to ArXiv

    Citations

    Publications citing this paper.
    SHOWING 1-10 OF 13 CITATIONS

    Tolerating latency in multiprocessors through compiler-inserted prefetching

    VIEW 1 EXCERPT
    CITES METHODS
    HIGHLY INFLUENCED

    High Performance SoC Design Using Magnetic Logic and Memory

    VIEW 1 EXCERPT

    Constraint graph analysis of multithreaded programs

    VIEW 1 EXCERPT
    CITES BACKGROUND

    Decoupled pre-fetching for distributed shared memory

    References

    Publications referenced by this paper.
    SHOWING 1-7 OF 7 REFERENCES

    Cache Consistency and Sequential Consistency

    VIEW 4 EXCERPTS
    HIGHLY INFLUENTIAL

    Implementing Sequential Consistency in Cache-Based Systems

    VIEW 7 EXCERPTS
    HIGHLY INFLUENTIAL

    Tango introduction and tutorial

    VIEW 3 EXCERPTS
    HIGHLY INFLUENTIAL

    Weak ordering—a new definition

    VIEW 6 EXCERPTS
    HIGHLY INFLUENTIAL

    Concurrent Miss Resolution in Multiprocessor Caches

    VIEW 6 EXCERPTS
    HIGHLY INFLUENTIAL

    Memory access buffering in multiprocessors

    VIEW 9 EXCERPTS
    HIGHLY INFLUENTIAL

    How to Make a Multiprocessor Computer That Correctly Executes Multiprocess Programs

    VIEW 3 EXCERPTS
    HIGHLY INFLUENTIAL