Performance evaluation of MCM chip-to-chip interconnections using custom I/O buffer designs

@article{Frye1993PerformanceEO,
  title={Performance evaluation of MCM chip-to-chip interconnections using custom I/O buffer designs},
  author={Robert C. Frye and Thaddeus J. Gabara and King L. Tai and Wilhelm C. Fischer and Scott C. Knauer},
  journal={Sixth Annual IEEE International ASIC Conference and Exhibit},
  year={1993},
  pages={464-467}
}
  • R. Frye, T. Gabara, S. Knauer
  • Published 27 September 1993
  • Business
  • Sixth Annual IEEE International ASIC Conference and Exhibit
Compared to conventional packaging, multichip modules have significantly reduced capacitive loading in their interconnections. The authors present experimental results showing the performance of I/O buffers specially designed to operate in this environment, evaluated in several different silicon-on-silicon test modules.<<ETX>> 

Figures and Tables from this paper

A high-performance OC-12/OC-48 queue design prototype for input-buffered ATM switches
TLDR
Using the 3DQ and matrix-unit-cell-scheduler (MUCS) as essential components, an input-buffered ATM switch system has been designed, which can achieve near-100% link bandwidth utilization.

References

SHOWING 1-8 OF 8 REFERENCES
An I/O CMOS buffer set for silicon multichip module's (MCM)
A set of I/O CMOS buffers for MCM is described. When simulation results of the MCM buffers are compared against conventional standard cell CMOS buffers, several advantages emerge. The results
Balancing performance and cost in CMOS-based thin film multichip modules
  • R. Frye
  • Engineering
    Proceedings 1993 IEEE Multi-Chip Module Conference MCMC-93
  • 1993
TLDR
It is pointed out that dramatic increases in the level of integration available on a single chip have led to significant changes in thinking about the role of advanced packaging in systems, and some of the performance trade-offs of an alternative, low-cost substrate are examined.
An optimized output stage for MOS integrated circuits
  • L. W. Linholm
  • Computer Science, Engineering
    IEEE Journal of Solid-State Circuits
  • 1975
TLDR
An optimum exists which can be considered the best compromise between further decreasing propagation delay and increasing chip area which allows a designer to determine the minimum chip area once the capacitive load and the maximum allowable delay are known.
Ultra-Dense: an MCM-based 3-D digital signal processor
TLDR
The authors present an overview and outline systems architecture the micro-interconnect technology (Si-on-Si MCM), and advances in physical design and packaging technology leading to an ultra-dense project demonstration.
Circuit Techniques for 1.5-3.6V Battery-Operated 64Mb DRAMs
Circuit techniques for battery-operated DRAM's which cover supply voltages from 1.5 to 3.6 V (universal V,,), as well as their applications to an experimental 64-Mb DRAM, are presented. The proposed
An experimental 4 Mb flash EEPROM with sector erase
TLDR
A 512K*8 flash EEPROM (electrically erasable programmable ROM) which operates from a single 5-V supply was designed and fabricated and provides the flexibility to erase any one sector (16 kB) or the entire chip during one cycle by an erase algorithm.
Ground Bounce Control In Cmos Integrated Circuits
  • T. Gabara, D. Thompson
  • Engineering
    1988 IEEE International Solid-State Circuits Conference, 1988 ISSCC. Digest of Technical Papers
  • 1988
Optimized Output Stage for MOS Integrated Circuits Ground Bounce Control in CMOS Integrated Circuits
  • 1988