Performance Trade-Offs in Using NVRAM Write Buffer for Flash Memory-Based Storage Devices

Abstract

While NAND flash memory is used in a variety of end-user devices, it has a few disadvantages, such as asymmetric speed of read and write operations, inability to in-place updates, among others. To overcome these problems, various flash-aware strategies have been suggested in terms of buffer cache, file system, FTL, and others. Also, the recent development of next-generation nonvolatile memory types such as MRAM, FeRAM, and PRAM provide higher commercial value to Non-Volatile RAM (NVRAM). At today’s prices, however, they are not yet cost-effective. In this paper, we suggest the utilization of small-sized, next-generation NVRAM as a write buffer to improve the overall performance of NAND flash memory-based storage systems. We propose various block-based NVRAM write buffer management policies and evaluate the performance improvement of NAND flash memory-based storage systems under each policy. Also, we propose a novel write buffer-aware flash translation layer algorithm, optimistic FTL, which is designed to harmonize well with NVRAM write buffers. Simulation results show that the proposed buffer management policies outperform the traditional page-based LRU algorithm and the proposed optimistic FTL outperforms previous log block-based FTL algorithms, such as BAST and FAST.

DOI: 10.1109/TC.2008.224
View Slides

Extracted Key Phrases

19 Figures and Tables

0102030200920102011201220132014201520162017
Citations per Year

134 Citations

Semantic Scholar estimates that this publication has 134 citations based on the available data.

See our FAQ for additional information.

Cite this paper

@article{Kang2009PerformanceTI, title={Performance Trade-Offs in Using NVRAM Write Buffer for Flash Memory-Based Storage Devices}, author={Sooyong Kang and Sungmin Park and Hoyoung Jung and Hyoki Shim and Jaehyuk Cha}, journal={IEEE Trans. Computers}, year={2009}, volume={58}, pages={744-758} }