Performance Evaluation of Squaring Operation by Vedic Mathematics

  title={Performance Evaluation of Squaring Operation by Vedic Mathematics},
  author={Prabha Kasliwal and B. Patil and Devraj Gautam},
  journal={IETE Journal of Research},
  pages={39 - 41}
Abstract Highly efficient arithmetic operations are necessary to achieve the desired performance in many real-time systems and digital image processing applications. In all these applications, one of the important arithmetic operations frequently performed is to multiply and accumulate with a small computational time (delay). As in all the arithmetic operations, it is the squaring which is most important in finding the transforms or the inverse transforms in signal processing. The squaring… Expand
Power and Area Efficient High Speed Squaring Circuit using Vedic Mathematical Techniques
This paper has proposed power and area efficient fast squaring circuit using Vedic Multiplier and the proposed dsign is compared with the Vedic Multiplier and squaring circuits. Expand
High Speed VLSI Architecture for Squaring Binary Numbers Using Yavadunam Sutra and Bit Reduction Technique
The boom of high speed recent communication hardly requires the efficient Mathematical operations. The favored performance outcomes of any architecture are possible only by the effective MathematicalExpand
Multiplier less high-speed squaring circuit for binary numbers
Ancient Indian method used for squaring decimal numbers is extended here for binary numbers and seems to have better performance in terms of both speed and area. Expand
Multiplication plays a fundamental operation in arithmetic. Multiply and accumulate operations are used in many digital signal operations like FFT, DFT, convolution and arithmetic and logic unit ofExpand
Multiplication is an important function in arithmetic operations. A CPU (central processing unit) devotes a considerable amount of processing time in performing arithmetic operations. MultiplicationExpand
Design and simulation of enhanced 64-bit Vedic multiplier
  • Syed Zohaib Hassan Naqvi
  • Computer Science
  • 2017 IEEE Jordan Conference on Applied Electrical Engineering and Computing Technologies (AEECT)
  • 2017
Comparative analysis demonstrates that the proposed architecture for multiplication produce better results even for higher bits in terms of speed. Expand
Design and implementation of high performance and area efficient square architecture using Vedic Mathematics
  • B. N. K. Reddy
  • Mathematics
  • Analog Integrated Circuits and Signal Processing
  • 2019
Now a days, an efficient arithmetic operations are important to accomplish the high performance. In every one of these applications, multiplier is an important arithmetic operation. UsuallyExpand
High Speed VLSI Architecture for Squaring Algorithm Using Retiming Approach
  • S. Jalaja, A. Prakash
  • Computer Science
  • 2013 Third International Conference on Advances in Computing and Communications
  • 2013
An innovative squaring Algorithm is proposed which solves the problem of finding the Squaring large binary numbers and it is much better than the Dwandwayoga [8, 17] squaring algorithm. Expand
Design of 4x4 bit Vedic Multiplier using EDA Tool
A high speed 4x4 bit Vedic Multiplier (VM) based on Vertically & Crosswise method of Vedic mathematics, a general multiplication formulae equally applicable to all cases of multiplication is presented. Expand
VHDL implementation of a Novel Low Power Squaring Circuit Using YTVY Algorithm of Vedic Mathematics
Squaring plays an important role in VLSI signal processing applications. The multiplier piece is used to square of a number in much complex multiplication. For carrying out the large hardwareExpand


High speed energy efficient ALU design using Vedic multiplication techniques
The efficiency of Urdhva Triyagbhyam-Vedic method for multiplication is proved which strikes a difference in the actual process of multiplication itself, which enables parallel generation of intermediate products, eliminates unwanted multiplication steps with zeros and scaled to higher bit levels using Karatsuba algorithm. Expand
High Speed Efficient N X N Bit Parallel Hierarchical Overlay Multiplier Architecture Based On Ancient Indian Vedic Mathematics
It has been demonstrated that implementing the array and booth multiplier as 4x4 modules in the proposed architecture leads to a considerable improvement in their efficiency. Expand
VLSI Implementation of High Performance RSA Algorithm Using Vedic Mathematics
  • S. Kumaravel, R. Marimuthu
  • Computer Science
  • International Conference on Computational Intelligence and Multimedia Applications (ICCIMA 2007)
  • 2007
This paper examines how this computation of modular exponentiation computation of TE mod m could be speeded up drawing up on the Indian Vedic Mathematics when compared with the conventional algorithms in existence. Expand
Multiplier design based on ancient Indian Vedic Mathematics
Vedic mathematics is the name given to the ancient Indian system of mathematics that was rediscovered in the early twentieth century from ancient Indian sculptures (Vedas). It mainly deals with VedicExpand
Design and Analysis of a VLSI Based High Performance Low Power Parallel Square Architecture”, in Proc
  • Int. Conf. Algo. Math. Comp. Sc., Las Vegas, pp. 72-6, Jun.
  • 2005
Vedic Mathematics or Sixteen Simple Sutras From The Vedas
  • Motilal Banarsidas
  • 1986
Delhi: Motilal Banarsidass Publishers
  • 1965