# Performance Evaluation of Squaring Operation by Vedic Mathematics

@article{Kasliwal2011PerformanceEO, title={Performance Evaluation of Squaring Operation by Vedic Mathematics}, author={Prabha Kasliwal and B. Patil and D. Gautam}, journal={IETE Journal of Research}, year={2011}, volume={57}, pages={39 - 41} }

Abstract Highly efficient arithmetic operations are necessary to achieve the desired performance in many real-time systems and digital image processing applications. In all these applications, one of the important arithmetic operations frequently performed is to multiply and accumulate with a small computational time (delay). As in all the arithmetic operations, it is the squaring which is most important in finding the transforms or the inverse transforms in signal processing. The squaring… Expand

#### 44 Citations

Power and Area Efficient High Speed Squaring Circuit using Vedic Mathematical Techniques

- Computer Science
- 2017

This paper has proposed power and area efficient fast squaring circuit using Vedic Multiplier and the proposed dsign is compared with the Vedic Multiplier and squaring circuits. Expand

High Speed VLSI Architecture for Squaring Binary Numbers Using Yavadunam Sutra and Bit Reduction Technique

- 2018

The boom of high speed recent communication hardly requires the efficient Mathematical operations. The favored performance outcomes of any architecture are possible only by the effective Mathematical… Expand

Multiplier less high-speed squaring circuit for binary numbers

- Computer Science
- 2015

Ancient Indian method used for squaring decimal numbers is extended here for binary numbers and seems to have better performance in terms of both speed and area. Expand

GABOR FILTER USING VEDIC MATHEMATICS

- 2020

Multiplication plays a fundamental operation in arithmetic. Multiply and accumulate operations are used in many digital signal operations like FFT, DFT, convolution and arithmetic and logic unit of… Expand

VEDIC MULTIPLIER FOR HIGH SPEED COMPUTATION USING VHDL

- Mathematics
- 2014

Multiplication is an important function in arithmetic operations. A CPU (central processing unit) devotes a considerable amount of processing time in performing arithmetic operations. Multiplication… Expand

Design and simulation of enhanced 64-bit Vedic multiplier

- Computer Science
- 2017 IEEE Jordan Conference on Applied Electrical Engineering and Computing Technologies (AEECT)
- 2017

Comparative analysis demonstrates that the proposed architecture for multiplication produce better results even for higher bits in terms of speed. Expand

Design and implementation of high performance and area efficient square architecture using Vedic Mathematics

- Mathematics
- 2020

Now a days, an efficient arithmetic operations are important to accomplish the high performance. In every one of these applications, multiplier is an important arithmetic operation. Usually… Expand

High Speed VLSI Architecture for Squaring Algorithm Using Retiming Approach

- Computer Science
- 2013 Third International Conference on Advances in Computing and Communications
- 2013

An innovative squaring Algorithm is proposed which solves the problem of finding the Squaring large binary numbers and it is much better than the Dwandwayoga [8, 17] squaring algorithm. Expand

Design of 4x4 bit Vedic Multiplier using EDA Tool

- Computer Science
- 2012

A high speed 4x4 bit Vedic Multiplier (VM) based on Vertically & Crosswise method of Vedic mathematics, a general multiplication formulae equally applicable to all cases of multiplication is presented. Expand

VHDL implementation of a Novel Low Power Squaring Circuit Using YTVY Algorithm of Vedic Mathematics

- Mathematics
- 2015

Squaring plays an important role in VLSI signal processing applications. The multiplier piece is used to square of a number in much complex multiplication. For carrying out the large hardware… Expand

#### References

SHOWING 1-8 OF 8 REFERENCES

High speed energy efficient ALU design using Vedic multiplication techniques

- Computer Science
- 2009 International Conference on Advances in Computational Tools for Engineering Applications
- 2009

The efficiency of Urdhva Triyagbhyam-Vedic method for multiplication is proved which strikes a difference in the actual process of multiplication itself, which enables parallel generation of intermediate products, eliminates unwanted multiplication steps with zeros and scaled to higher bit levels using Karatsuba algorithm. Expand

High Speed Efficient N X N Bit Parallel Hierarchical Overlay Multiplier Architecture Based On Ancient Indian Vedic Mathematics

- Computer Science
- 2004

It has been demonstrated that implementing the array and booth multiplier as 4x4 modules in the proposed architecture leads to a considerable improvement in their efficiency. Expand

VLSI Implementation of High Performance RSA Algorithm Using Vedic Mathematics

- Computer Science
- International Conference on Computational Intelligence and Multimedia Applications (ICCIMA 2007)
- 2007

This paper examines how this computation of modular exponentiation computation of TE mod m could be speeded up drawing up on the Indian Vedic Mathematics when compared with the conventional algorithms in existence. Expand

Multiplier design based on ancient Indian Vedic Mathematics

- Mathematics
- 2008 International SoC Design Conference
- 2008

Vedic mathematics is the name given to the ancient Indian system of mathematics that was rediscovered in the early twentieth century from ancient Indian sculptures (Vedas). It mainly deals with Vedic… Expand

Design And Analysis of A VLSI Based High Performance Low Power Parallel Square Architecture

- Computer Science
- AMCS
- 2005

Design and Analysis of a VLSI Based High Performance Low Power Parallel Square Architecture”, in Proc

- Int. Conf. Algo. Math. Comp. Sc., Las Vegas, pp. 72-6, Jun.
- 2005

Vedic Mathematics or Sixteen Simple Sutras From The Vedas

- Motilal Banarsidas
- 1986

Delhi: Motilal Banarsidass Publishers

- 1965