Performance Benefits of Monolithically Stacked 3-D FPGA

@article{Lin2007PerformanceBO,
  title={Performance Benefits of Monolithically Stacked 3-D FPGA},
  author={Mingjie Lin and Abbas El Gamal and Yi-Chang Lu and S. Simon Wong},
  journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
  year={2007},
  volume={26},
  pages={216-229}
}
  • Mingjie Lin, A. Gamal, S. Wong
  • Published 22 February 2006
  • Computer Science
  • IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
The performance benefits of a monolithically stacked three-dimensional (3-D) field-programmable gate array (FPGA), whereby the programming overhead of an FPGA is stacked on top of a standard CMOS layer containing logic blocks (LBs) and interconnects, are investigated. A Virtex-II-style two-dimensional (2-D) FPGA fabric is used as a baseline architecture to quantify the relative improvements in logic density, delay, and power consumption achieved by such a 3-D FPGA. It is assumed that only the… 
View on ACM
inst.eecs.berkeley.edu
134 Citations
Highly Influential Citations
17
Background Citations
59
Methods Citations
25
Results Citations
3

134 Citations

Citation Type

Citation Type

Three-Dimensional Physical Design Flow for Monolithic 3D-FPGAs to Improve Timing Closure and Chip Area
TLDR
The proposed placement algorithm, named JABE, is the first of its kind that enables designers to take advantages of the large number of vertical interconnections in the monolithically stacked 3D-FPGAs to reduce the performance gap between ASICs and FPGAs.
A routing fabric for monolithically stacked 3D-FPGA
TLDR
A new routing fabric is described and it is shown that a 3D-FPGA using this fabric can achieve a 3.3x improvement in logic density, a 2.35x improved in delay, and a 2% improvement in dynamic power consumption over the same baseline 2D- FPGA with no change in architecture.
A Framework for Architecture-Level Exploration of Communication Intensive Applications onto 3-D FPGAs
TLDR
Experimental results shown that such a 3-D architecture is suitable especially for communication intensive applications, since a device with two layers achieves delay reduction, as compared to conventional 2-D FPGAs up to 87% without any overhead in power dissipation.
A software-supported methodology for exploring interconnection architectures targeting 3-D FPGAs
TLDR
This paper proposes a software-supported methodology to explore and evaluate 3-D FPGAs fabricated with alternative technologies and results show that the proposed FPGA device improves speed and energy dissipation by approximately 38% and 26%, respectively, as compared to 2-DFPGAs.
Designing a 3-D FPGA: Switch Box Architecture and Thermal Issues
TLDR
This paper designs a best switch box that reduces the number of vias and area-delay product and utilizes the difference in power densities between CLBs and some of the hard blocks in modern FPGAs to distribute the power more uniformly across the FPGA.
Architecture and performance evaluation of 3D CMOS-NEM FPGA
TLDR
A reconfigurable architecture, named 3D CMOS-NEM FPGA, which utilizes Nanoelectromechanical (NEM) relays and 3D integration techniques synergistically and which has a built-in feature named direct link which is dedicated local communication channel using the short vertical wire between the two stacks to further enhance performance.
A novel 3-D FPGA architecture targeting communication intensive applications
A novel framework for exploring 3-D FPGAs with heterogeneous interconnect fabric
TLDR
A methodology to investigate heterogeneous interconnection schemes for 3-D FPGAs under different3-D fabrication technologies is proposed and results indicate that a heterogeneous 3- D FPGA requires 37% less area as compared to a homogeneous 3,000-point-of-failure FPG as well as exhibiting a higher manufacturing yield.
High-performance, cost-effective heterogeneous 3D FPGA architectures
TLDR
A novel design partitioning methodology is developed that maps the heterogeneous computational resources of an FPGA into a number of die such that the total die area is minimized and the FPGAs performance is maximized.
On Supporting Efficient Implementation of Communication-Intensive Applications onto 3-D FPGAs
TLDR
A novel 3-D architecture, as well as the software supporting tools for exploring and evaluating application mapping onto3-D FPGAs, where logic and I/O resources are assigned to different layers are introduced.
...
1
2
3
4
5
...

References

SHOWING 1-10 OF 41 REFERENCES
Architecture of field-programmable gate arrays: the effect of logic block functionality on area efficiency
TLDR
It was observed that the area efficiency of a logic block depends not only on its functionality but also on the average number of pins connected per logic block.
Wiring requirement and three-dimensional integration technology for field programmable gate arrays
TLDR
It is found that in FPGAs with more than 20 K four-input look-up tables, the reduction in channel width, interconnect delay and power dissipation can be over 50% by 3-D implementation.
Measuring the Gap Between FPGAs and ASICs
  • Ian Kuon, Jonathan Rose
  • Computer Science
    IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
  • 2007
This paper presents experimental measurements of the differences between a 90-nm CMOS field programmable gate array (FPGA) and 90-nm CMOS standard-cell application-specific integrated circuits…
The Triptych FPGA architecture
TLDR
Triptych is presented, an FPGA architecture designed to achieve improved logic density with competitive performance by allowing a per-mapping tradeoff between logic and routing resources, and with a routing scheme designed to match the structure of typical circuits.
Architecture evaluation for power-efficient FPGAs
TLDR
A mixed-level FPGA power model that combines switch-level models for interconnects and macromodels for LUTs and a tool that automatically generates a back-annotated gate-level netlist with post-layout extracted capacitances and delays is developed.
The effect of LUT and cluster size on deep-submicron FPGA performance and density
TLDR
This paper revisits the field-programmable gate-array (FPGA) architectural issue of the effect of logic block functionality on FPGA performance and density, and experimentally determines the relationship between the number of inputs required for a cluster as a function of the LUT size and cluster size.
A hybrid ASIC and FPGA architecture
TLDR
A new hybrid ASIC/FPGA chip architecture that is being developed in collaboration between IBM and Xilinx is introduced, and some of the design challenges this offers for designers and CAD developers are highlighted.
Three-dimensional place and route for FPGAs
We present timing-driven partitioning and simulated-annealing (SA)-based placement algorithms together with a detailed routing tool for three-dimensional (3-D) field-programmable gate array (FPGA)…
A 90-nm Low-Power FPGA for Battery-Powered Applications
TLDR
The design and implementation of Pika, a low-power FPGA core targeting battery-powered applications that achieves substantial power savings through a series of power optimizations and is compatible with existing commercial design tools.
Architecture and CAD for Deep-Submicron FPGAS
From the Publisher: Architecture and CAD for Deep-Submicron FPGAs addresses several key issues in the design of high-performance FPGA architectures and CAD tools, with particular emphasis on issues…
...
1
2
3
4
5
...