Performance Analysis of 60-nm Gate-Length III–V InGaAs HEMTs: Simulations Versus Experiments

  title={Performance Analysis of 60-nm Gate-Length III–V InGaAs HEMTs: Simulations Versus Experiments},
  author={Neophytos Neophytou and Titash Rakshit and Mark Lundstrom},
  journal={IEEE Transactions on Electron Devices},
An analysis of recent experimental data for high-performance In0.7Ga0.3As high electron mobility transistors (HEMTs) for logic applications is presented. By using a fully quantum mechanical ballistic model, we simulate In0.7Ga0.3As HEMTs with gate lengths of LG = 60, 85, and 135 nm and compare the result to the measured IV characteristics, including drain-induced barrier lowering, subthreshold swing, and threshold voltage variation with gate insulator (wide-bandgap barrier layer) thickness, as… 

Figures from this paper

Performance Comparisons of III–V and Strained-Si in Planar FETs and Nonplanar FinFETs at Ultrashort Gate Length (12 nm)

The exponential miniaturization of Si complementary metal-oxide-semiconductor technology has been a key to the electronics revolution. However, the downscaling of the gate length becomes the biggest

Effects of Surface Orientation on the Performance of Idealized III–V Thin-Body Ballistic n-MOSFETs

Ballistic on-currents of thin-body n-channel metal-oxide-semiconductor field-effect transistors (n-MOSFETs) are compared across group IV (Si, Ge) and III-V (InAs, In0.5Ga0.5As, GaAs, GaSb) materials

Simulation study of device physics issues in III–V MOSFETs at 10 nm node

As documented by the International Roadmap for Semiconductors (ITRS), power consumption has been one of the crucial bottlenecks for future Si CMOS technology scaling. To address this challenge, both

Quantum Transport Simulations of InGaAs HEMTs: Influence of Mass Variations on the Device Performance

This paper presents a simulation work of In0.7Ga0.3As HEMT devices for logic applications using a quantum ballistic 2D simulator based on the non-equilibrium Green's function (NEGF) approach coupled

On the Ballistic Performance of InGaSb XOI FET: Impact of Channel Thickness and Interface States

Here, we report the effect of channel thickness on the performance of a InGaSb-on-insulator FET with 15-nm gate length. The ballistic current-voltage characteristic is computed by nonequilibrium

Contact modeling and analysis of InAs HEMT transistors

Novel device concepts and better channel materials than Si are required to improve the performance of conventional metal-oxide-semiconductor field-effect transistors (MOSFETs). The exploration of

Threshold Voltage Statistical Variability and Its Sensitivity to Critical Geometrical Parameters in Ultrascaled InGaAs and Silicon FETs

We investigate the statistical variability of the threshold voltage and its sensitivity to critical geometrical parameters in ultrascaled In0.53Ga0.47As and Si MOSFETs by means of 3-D

Multiscale Metrology and Optimization of Ultra-Scaled InAs Quantum Well FETs

A simulation methodology for ultra-scaled InAs quantum well field-effect transistors (QWFETs) is presented and used to provide design guidelines and a path to improve device performance. A multiscale



A Simulation Study of the Switching Times of 22- and 17-nm Gate-Length SOI nFETs on High Mobility Substrates and Si

  • S. Laux
  • Physics
    IEEE Transactions on Electron Devices
  • 2007
The switching times of ultrathin body semiconductor-on-insulator n-channel field-effect transistors with 22- and 17-nm gate lengths are simulated, and the results obtained for four high mobility

Logic Performance of 40 nm InAs HEMTs

We have experimentally evaluated the logic performance of 40 nm InAs HEMTs. For a barrier thickness of 4 nm, we find that 40 nm InAs HEMTs exhibit excellent logic figures of merit and scalability at

InP-Based High Electron Mobility Transistors with a Very Short Gate-Channel Distance

We fabricated 25-nm-gate lattice-matched InAlAs/InGaAs high electron mobility transistors (HEMTs) with a very short gate-channel distance. Using the two-step-recessed gate technique, we reduced the

Theoretical Study of Some Physical Aspects of Electronic Transport in nMOSFETs at the 10-nm Gate-Length

We discuss selected aspects of the physics of electronic transport in nMOSFETs at the 10-nm scale: Long-range Coulomb interactions, which may degrade performance and even prevent ballistic transport

Ballistic transport in high electron mobility transistors

A general ballistic FET model that was previously used for ballistic MOSFETs is applied to ballistic high electron mobility transistors (HEMTs), and the results are compared with experimental data

The Upper Limit of the Cutoff Frequency in Ultrashort Gate-Length InGaAs/InAlAs HEMTs: A New Definition of Effective Gate Length

Ultrashort gate-length pseudomorphic high-electron mobility transistors have been modeled using a full-band cellular Monte Carlo simulator. The RF response and the cutoff frequency fT have been

High performance submicron inversion-type enhancement-mode InGaAs MOSFETs with ALD Al2O3, HfO2 and HfAlO as gate dielectrics

High-performance inversion-type enhancement-mode n-channel In<sub>0.53</sub>Ga<sub>0.47</sub>As MOSFETs with atomic layer deposited (ALD) Al<sub>2</sub>O<sub>3</sub>, HfO<sub>2</sub>, and HfAlO as

Scaling Behavior of In0.7Ga0.3As HEMTs for Logic

We have experimentally investigated the impact of lateral and vertical scaling of In<sub>0.7</sub>Ga<sub>0.3</sub>As HEMTs on their logic performance. Reducing the

Low ballistic mobility in submicron HEMTs

  • M. Shur
  • Engineering
    IEEE Electron Device Letters
  • 2002
Ballistic effects in short channel high electron mobility transistors (HEMTs) greatly reduce the field effect mobility compared to that in long gate structures. This reduction is related to a finite

Very high power-added efficiency and low-noise 0.15- mu m gate-length pseudomorphic HEMTs

0.15- mu m-gate-length double-heterojunction pseudomorphic high electron mobility transistors (HEMTs) for which excellent millimeter-wave power and noise performance were achieved simultaneously are