Performance Analysis and Optimization of VLSI Dataflow Arrays

  title={Performance Analysis and Optimization of VLSI Dataflow Arrays},
  author={Sun-Yuan Kung and Paul S. Lewis and Sheng-Chun Lo},
  journal={J. Parallel Distrib. Comput.},
Motivated primarily by their potential for VLSI implementation, wavefront arrays have recently attracted significant research interest. Relative to their systolic counterparts, the asynchronous, data-driven nature of wavefront arrays eliminates the need for global synchronization and control. However, performance analysis for wavefront arrays is more complex, In this paper we introduce a dataflow graph model for the timing analysis of general (cyclic or acyclic), decision-free asynchronous… CONTINUE READING
15 Citations
14 References
Similar Papers


Publications citing this paper.
Showing 1-10 of 15 extracted citations


Publications referenced by this paper.
Showing 1-10 of 14 references

A practical comparison of the systolic and wavefront array processing architectures

  • Broomhead, S D.
  • Proc. IEEE ICASSP, Tampa, FL,
  • 1985

Graphs anddlgorithms

  • M. Gondran, M. Minoux
  • 1984

Optimizing synchronous circuitry by retiming

  • C. E. Leiserson, F. M. Rose, J. B. Saxe
  • Proc. Caltech VLSI Conference,
  • 1983

Scheduling parallel computations with storage constraints

  • K. Tani, T. Murata
  • Proc . 12 th Asiiomar Conf : Circuits , Systems…
  • 1978

Deadlocks in capacitated computation networks

  • T. Il. Murata, K. Onaga
  • Optimization Methods. Wiley,
  • 1976

Similar Papers

Loading similar papers…