Partitioned register files for VLIWs: a preliminary analysis of tradeoffs

@inproceedings{Capitanio1992PartitionedRF,
  title={Partitioned register files for VLIWs: a preliminary analysis of tradeoffs},
  author={Andrea Capitanio and Nikil D. Dutt and Alexandru Nicolau},
  booktitle={MICRO 1992},
  year={1992}
}
An ideal VLIW architecture requires a large multiport registerfile that is currently not realizable an practice. We analyze a Limited Connectivity VLIW architecture as a realizable alternative that limits the number of ports. We present a fine-grain code partitioning method for this model. The partitioning scheme was applied to a number of standard benchmarks by varying the number ports on a RF, the number of partitions and the communication bandwidth between partitions. We present these… CONTINUE READING

Topics from this paper.

Citations

Publications citing this paper.
SHOWING 1-10 OF 141 CITATIONS

Clustering on the move.

VIEW 4 EXCERPTS
CITES METHODS & BACKGROUND
HIGHLY INFLUENCED

Global register partitioning

  • Proceedings 2000 International Conference on Parallel Architectures and Compilation Techniques (Cat. No.PR00622)
  • 2000
VIEW 4 EXCERPTS
HIGHLY INFLUENCED

Unified assign and schedule: a new approach to scheduling for clustered register file microarchitectures

  • Proceedings. 31st Annual ACM/IEEE International Symposium on Microarchitecture
  • 1998
VIEW 6 EXCERPTS
CITES BACKGROUND
HIGHLY INFLUENCED

Generating Effficient Code for VLIW Architectures with Partitioned Register Files

VIEW 4 EXCERPTS
CITES BACKGROUND & METHODS
HIGHLY INFLUENCED

Partitioned register file for TTAs

  • Proceedings of the 28th Annual International Symposium on Microarchitecture
  • 1995
VIEW 5 EXCERPTS
CITES BACKGROUND & RESULTS
HIGHLY INFLUENCED

FILTER CITATIONS BY YEAR

1994
2017

CITATION STATISTICS

  • 13 Highly Influenced Citations