Parallel Cycle Simulation

  title={Parallel Cycle Simulation},
  author={Klaus Hering},
Parallelization of logic simulation on register-transfer and gate level is a promising way to accelerate extremely time extensive system simulation processes for whole processor structures. In this report parallel simulation realized by means of the functional simulator parallelTEXSIM based on the clock-cycle algorithm is considered. Within a corresponding simulation, several simulator instances co-operate over a loosely-coupled processor system, each instance simulating a part of a synchronous… CONTINUE READING
5 Citations
10 References
Similar Papers


Publications referenced by this paper.
Showing 1-10 of 10 references

Entwurf und Implementierung eines parallelen Logiksimulators auf Basis von TEXSIM

  • D. DÄohler
  • Diplomarbeit, UniversitÄat Leipzig, FakultÄat…
  • 1996
2 Excerpts

Cone-basierte, hierarchische Modellpartitionierung zur parallelen compilergesteuerten Logiksimulation beim VLSI-Design

  • K. Hering, R. Haupt, T. Villmann
  • Technical Report 13(95),
  • 1995
2 Excerpts

Partitionierungsalgorithmen fÄ ur Modelldatenstrukturen zur parallelen compilergesteuerten Logiksimulation (Projekt)

  • K. Hering
  • Technical Report 5(94),
  • 1994
1 Excerpt

TEXSIM for loosely coupled multi-processors - performance estimates, sizing

  • W. Roesner
  • IBM internal,
  • 1993
1 Excerpt

Similar Papers

Loading similar papers…