• Corpus ID: 64357290

Parallel Algorithms for Layout Verification

  title={Parallel Algorithms for Layout Verification},
  author={Ky MacPherson},
iii ACKNOWLEDGEMENTS I would like to thank my advisor, Professor Prithviraj Banerjee, for his direction and assistance with my research; John Chandy and the rest of my ooce-mates for sharing their expertise with the ProperCAD programming environment; and my family for their support and encouragement. 

Parallel algorithms for standard cell placement using simulated annealing

The major goal of the ProperCAD project is to develop portable parallel algorithms for VLSI CAD applications that will run on a range of parallel machines including shared memory multiprocessorssuch as the Sun SparcServer 1000E and the SGI Challenge, distributed memory multicomputers such as the Intel Paragon, IBM SP-2, and Thinking Machines CM-5, and networks of workstations.

A Distributed Object-Oriented Design Rule Checker .PDF

This paper describes the design of a distributed object-oriented Design Rule Checker (DRC), focusing on its implementation methodology, and proposes the use of XML to describe technology design rues.

Parallel algorithms for force directed scheduling of flattened and hierarchical signal flow graphs

  • P. PrabhakaranP. Banerjee
  • Computer Science
    Proceedings International Conference on Computer Design. VLSI in Computers and Processors
  • 1996
A novel extension of the force directed scheduling problem which naturally handles loops and conditionals by coming up with a scheme of scheduling hierarchical signal flow graphs and three new parallel algorithms for the scheduling problem are developed.

Developing a distributed architecture for design rule checking

  • A. PaisM. L. AnidoC.E.T. Oliveira
  • Computer Science
    Proceedings of the 44th IEEE 2001 Midwest Symposium on Circuits and Systems. MWSCAS 2001 (Cat. No.01CH37257)
  • 2001
This paper describes the design and implementation of a distributed object-oriented design rule checker (DRC) using an OO approach, making objects available for other tools, such as circuit extractor.

Parallel Algorithms for VLSI Layout Verification

This paper presents specifics of the implementation of ProperDRC, provides an analysis of the methods used to obtain parallelism, addresses load balancing issues, and reports on experimental results on various benchmark circuits.



A portable parallel algorithm for VLSI circuit extraction

  • B. RamkumarP. Banerjee
  • Computer Science
    [1993] Proceedings Seventh International Parallel Processing Symposium
  • 1993
The authors describe a new portable algorithm for parallel circuit extraction that, unlike prior approaches like PACE, is asynchronous and is based on a coarse-grained dataflow execution model.

Parallel algorithms for CAD with applications to circuit extraction

This thesis describes parallel algorithms for VLSI circuit extraction on hypercube and shared memory multiprocessors, and describes a heuristic for the problem, and analyzes its performance with respect to the optimal, as compared to the general case of the problem.

Goalie: A Space Efficient System for VLSI Artwork Analysis

Goalie, an artwork analysis system, is described by explaining the algorithms used to support circuit extraction, Boolean geometric operations, connectivity analysis, capacitance measurement and design checking, so large layouts can be handled on small computers, or even on personal workstations.

ProperCAD: a portable object-oriented parallel environment for VLSI CAD

  • B. RamkumarP. Banerjee
  • Computer Science
    Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors
  • 1992
The objectives of this research are to develop parallel algorithms that are portable and to design the parallel algorithms around a good sequential algorithm with a well-defined parallel-sequential interface, permitting the parallel algorithm to benefit from future developments in sequential algorithms.

ProperCAD II: A Run-Time Library for Portable, Parallel, Object-Oriented Programming with Applications to VLSI CAD

This research addresses the problems of large, unstructured problems, which have not proven amenable to techniques used in scientific computing, and in particular by the requirements of VLSI CAD applications through the application of object-oriented design techniques and the actor model of concurrent computation.

Parallel algorithms for VLSI computer-aided design

This text discusses the design and use of practical parallel algorithms for solving problems in a growing application area whose computational requirements are enormous - VLSI CAD applications.

A class library approach to concurrent object-oriented programming with applications to VLSI CAD

This thesis addresses the issue of facilitating the application of parallel platforms to unstructured problems through the use of object-oriented design techniques and the actor model of concurrent computation through an examination of the parallelization process for two existing un Structured serial applications drawn from the field of VLSI computer-aided design.

An Algorithm for Design Rule Checking on a Multiprocessor

A method is described for partitioning a design for checking on a multiprocessor and results indicate that speedup proportional to the number of processors is possible.

Partitioning Problems in Parallel, Pipelined, and Distributed Computing

  • S. Bokhari
  • Computer Science
    IEEE Trans. Computers
  • 1988
The problem of optimally assigning the modules of a parallel program over the processors of a multiple-computer system is addressed. A sum-bottleneck path algorithm is developed that permits the

Parallel algorithms for VLSI circuit extraction

The authors propose parallel algorithms to speedup the VLSI circuit extraction task by partitioning a circuit into small regions, assigning each region to a processor and having the processors cooperate in performing the extraction procedures.