# PLL Design Using the PLL Design Assistant Program

@inproceedings{Perrott2005PLLDU, title={PLL Design Using the PLL Design Assistant Program}, author={Michael H. Perrott}, year={2005} }

Page 2: Setup Page 2: Tool Basics Page 3: Known Bugs Page 3: Introduction Page 6: Definitions Page 7: A. Bandwidth, Order, and Shape Page 7: B. Type Page 10: Computation of G(f) Page 10: Loop Filter Design Page 10: A. Transfer Function Selection Page 11: B. Circuit Topology Selection Page 13: C. Computation of Parameters Page 14: D. Example Design Page 15: Impact of Open Loop Parameter Variations Page 16: Impact of Open Loop Parasitic Poles/Zeros Page 19: PLL Noise Performance Page 20: A. Basic…

## Figures and Tables from this paper

figure 1 table 1 figure 2 table 2 figure 3 table 3 figure 4 table 4 figure 5 figure 6 figure 7 figure 8 figure 9 figure 10 figure 11 figure 12 figure 13 figure 14 figure 15 figure 16 figure 17 figure 18 figure 19 figure 20 figure 21 figure 22 figure 23 figure 24 figure 25 figure 26 figure 27 figure 28 figure 29 figure 30 figure 30 figure 31 figure 32 figure 33 figure 34

## 27 Citations

### Design of low phase noise low power CMOS phase locked loops

- Computer Science, Engineering
- 2008

This thesis focuses on the design of low phase noise and low power CMOS PLL integrated circuits, which are widely used as clock generator or frequency synthesis in communication systems, computers, radio and other electronic applications.

### A PFD and Charge Pump switching circuit to optimize the output phase noise of the PLL in 0.13-µm CMOS

- Engineering2015 International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI-SATA)
- 2015

This paper presents the design of a novel Phase Frequency Detector (PFD) and Charge Pump (CP) switching circuits for the frequency synthesizer in phase-locked loop (PLL). Our proposed PFD technique…

### Phase noise analysis of proposed PFD and CP switching circuit and its advantages over various PFD/CP switching circuits in phase-locked loops

- EngineeringIntegr.
- 2018

### Mohmmed: Design of Delta-Sigma ΣΔ based Fractional N PLL Frequency Synthesizer

- Computer Science
- 2012

It is shown that by increasing the order of the loop filter, the phase noise performance will be improved, although this requires careful design consideration, as the PLL is prone instability.

### Design Analysis of a 12.5 GHz PLL in 130 Nm SiGe BiCMOS Process

- Physics2015 IEEE Workshop on Microelectronics and Electron Devices (WMED)
- 2015

A systematic design method is applied to study and analyze the loop stability and phase noise of a type-II 3rd-order charge pump PLL. The designed PLL outputs at 12.5 GHz, which is intended to…

### Filter Design for A Fractional N-PLL Frequency Synthesizer At 2.4 GHz

- Computer Science
- 2021

It is found that by proper design of the second order low pass filter component, the system can have more stability operation and the spurs noise in the output can be reduced efficiently.

### Frequency‐domain behavioural noise analysis of analogue phase‐locked loops

- PhysicsIET Microwaves, Antennas & Propagation
- 2020

A frequency-domain approach for phase noise analysis of integer-N multiplier-type phase-locked loops (PLLs), based on the conversion matrix approach, is introduced that can take all non-linearities…

### Modeling and behavioral simulation of noise transfer characteristics of a 2 GHz phased-locked loop for frequency synthesizer

- Physics
- 2011

We present here an analytical phase noise model of phased-locked loop for frequency synthesizer and its simulation in GHz frequency range. The noise model has been derived and simulated considering…

### A low phase noise ring oscillator phase-locked loop for wireless applications

- Physics, Engineering
- 2005

This thesis describes the circuit level design of a 900MHz EA ring oscillator based phase-locked loop using 0.35um technology. Multiple phase noise theories are considered giving insight into low…

### A 360∞ Extended Range Phase Detector for Type-I PLLs 1

- Engineering
- 2005

o This paper presents control circuitry for extending the range of a tri-state phase-frequency detector in a type- I charge-pump phase-locked loop. The extended range phase detector allows the entire…

## References

SHOWING 1-10 OF 12 REFERENCES

### Fractional-N frequency synthesizer design at the transfer function level using a direct closed loop realization algorithm

- Computer ScienceProceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451)
- 2003

A new methodology for designing fractional-N frequency synthesizers and other phase locked loop (PLL) circuits is presented. The approach achieves direct realization of the desired closed loop PLL…

### A 27-mW CMOS fractional-N synthesizer using digital compensation for 2.5-Mb/s GFSK modulation

- Computer ScienceIEEE J. Solid State Circuits
- 1997

A digital compensation method and key circuits are presented that allow fractional-N synthesizers to be modulated at data rates greatly exceeding their bandwidth and indicate that it meets performance requirements of the digital enhanced cordless telecommunications (DECT) standard.

### A modeling approach for ΣΔ fractional-N frequency synthesizers allowing straightforward noise analysis

- Physics, EngineeringIEEE J. Solid State Circuits
- 2002

A general model of phase-locked loops (PLLs) is derived which incorporates the influence of divide value variations. The proposed model allows straightforward noise and dynamic analyses of /spl…

### Fast and accurate behavioral simulation of fractional-N frequency synthesizers and other PLL/DLL circuits

- Computer ScienceProceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324)
- 2002

Techniques for fast and accurate simulation of fractional-N synthesizers at a detailed behavioral level are presented, and can be applied to a variety of phase locked loop (PLL) and delay lockedloop (DLL) circuits beyond fractional, as well as to a range of simulation frameworks such as Verilog and Matlab.

### The Design of CMOS Radio-Frequency Integrated Circuits

- Art
- 1998

This expanded and thoroughly revised edition of Thomas H. Lee's acclaimed guide to the design of gigahertz RF integrated circuits features a completely new chapter on the principles of wireless…

### Behavioral Simulation of Fractional-N Frequency Synthesizers and Other PLL Circuits

- Computer ScienceIEEE Des. Test Comput.
- 2002

Two techniques are presented that allow fast and accurate simulation of fractional-N synthesizers and their applications in various simulation frameworks, such as Verilog, Matlab, and C or C++ programs.

### Delta-sigma modulation in fractional-N frequency synthesis

- Physics
- 1993

A description is given of a delta-sigma ( Delta - Sigma ) modulation and fractional-N frequency division technique for performing indirect digital frequency synthesis using a phase-locked loop (PLL).…

### Delta-sigma data converters : theory, design, and simulation

- Computer Science
- 1997

Delta-Sigma Data Converters provides comprehensive coverage of low and high-order single-bit, bandpass, continuous-time, multistage modulators as well as advanced topics, including idle-channel tones, stability, decimation and interpolation filter design, and simulation.

### An integrated 2.5 GHz /spl Sigma//spl Delta/ frequency synthesizer with 5 /spl mu/s settling and 2 Mb/s closed loop modulation

- Business, Physics2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)
- 2000

Three radio communication standards that share common performance requirements are gaining momentum. The 802.11 wireless LAN standard, the Bluetooth radio connectivity protocol, and the HomeRF SWAP…