• Corpus ID: 2690541

PERFORMANCE EVALUTION OF CNTFET-BASED SRAM CELL DESIGN

@inproceedings{Murotiya2012PERFORMANCEEO,
  title={PERFORMANCE EVALUTION OF CNTFET-BASED SRAM CELL DESIGN},
  author={Sneh Lata Murotiya and Aravind Matta and Anu Gupta},
  year={2012}
}
Carbon Nanotube Field-Effect Transistor (CNTFET) technology with their excellent current capabilities, ballistic transport operation and superior thermal conductivities has proved to be a very promising and superior alternative to the conventional CMOS technology. A detailed analysis and simulation based assessment of circuit performance of this technology is presented here. As figures of merit speed, power consumption and stability are considered to evaluate the performance parameters of… 

Figures and Tables from this paper

Performance Evaluation and Comparative Analysis between Traditional CNTFET Based 9 T SRAM Cells

CNTFET is more prominent for its performance when compared with conventional CMOS even beyond the 10 nm technology node because of its excellent thermal conductivities, superior current capabilities,

ANALYTICAL DISTINCTION BETWEEN CNTFET BASED AND MOSFET BASED SRAMS AND LOGIC GATES

In this review, we compare the distinct properties of Carbon Nanotube Field Effect Transistor (CNTFET) based applications with MOSFET based applications in memory and digital electronics technology.

CNTFET based design of content addressable memory cells

TLDR
Novel designs of content addressable memory (CAM) cells using CNTFETs, where Binary CAM performs exact-match searches while Ternary CAM provides an added flexibility of pattern matching with the use of don't care, are presented.

Performance evaluation of CNTFET based dynamic dual edge triggered register

Carbon Nanotube Field-Effect Transistor (CNTFET) with 1-D band structure providing better electrostatic control and high mobility due to ballistic transport operation has proved to be a promising

Performance study of 12-CNTFET and GDI CNTFET based full adder in HSPICE

TLDR
The CNTFET-based One bit Full Adder cell demonstrates that it tolerates the PVT (Process, Voltage, and Temperature) variations significantly better than its CMOS counterpart.

Carbon Nanotube Transistor Based Novel 2:4 Decoder with Minimum Power Consumption at 32 nm Technology Node

TLDR
A novel CNTFET based 2:4 decoder at 32nm technology by using single walled carbon nanotube is designed and comparative analysis of critical parameters with its CMOS counterpart at 32 nm technology shows thatCNTFET outperforms the CMOS based technology.

CNTFET-based low power design of 4-input ternary XOR function

TLDR
This paper proposes a low power design of 4-input ternary XOR function using carbon nano tube field effect transistors (CNTFETs) using multi-diameter CNTs for multi threshold structure and shows that at 0.9V power supply voltage the proposed design consumes 74% less power.

COMPARATIVE ANALYSIS OF REVERSIBLE LOGIC BASED CARBON NANO TUBE FIELD EFFECT TRANSISTOR MULTIPLEXER PERFORMANCE

This study is about the design and analysis of a reversible logic based multiplexer, that is realized using carbon nano tube transistor. Reversible logic realization of the digital circuits offers

Single Event Upset Detection and Hardening schemes for CNTFET SRAM – A Review

Carbon nanotubes (CNT) provide a better alternative of silicon, when it comes to nano scales. Thanks to its high stability and high performance of carbon nanotube, CNT based FET (CNTFET) devices

References

SHOWING 1-10 OF 19 REFERENCES

Design of a CNTFET-Based SRAM Cell by Dual-Chirality Selection

This paper proposes a new design of a highly stable and low-power static RAM (SRAM) cell using carbon nanotube FETs (CNTFETs) that utilizes different threshold voltages for best performance. In a

CNTFET Modeling and Reconfigurable Logic-Circuit Design

TLDR
Examination of design technology required to explore advanced logic-circuit design using carbon nanotube field-effect transistor (CNTFET) devices finds the exploitation of properties specific to CNTFETs to build functions inaccessible to MOSFETs.

Carbon-nanotube-based voltage-mode multiple-valued logic design

TLDR
The geometry-dependent threshold voltage of C NFETs has been effectively used to design a ternary logic family and a SPICE-compatible model of ballistic CNFETs is developed that can account for varying geometries and operating conditions.

High-performance carbon nanotube field-effect transistor with tunable polarities

State-of-the-art carbon nanotube field-effect transistors (CNFETs) behave as Schottky-barrier-modulated transistors. It is known that vertical scaling of the gate oxide significantly improves the

Read Stability and Write-Ability Analysis of SRAM Cells for Nanometer Technologies

TLDR
This paper analyzes the read stability N-curve metrics and compares them with the commonly used static noise margin (SNM) metric defined by Seevinck, and demonstrates that the new metrics provide additional information in terms of current, which allows designing a more robust and stable cell.

A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part II: Full Device Model and Circuit Performance Benchmarking

This paper presents a complete circuit-compatible compact model for single-walled carbon-nanotube field-effect transistors (CNFETs) as an extension to Part 1 of this two-part paper. For the first

Independent-gate and tied-gate FinFET SRAM Circuits: Design guidelines for reduced area and enhanced stability

TLDR
Two six transistor SRAM cells based on independent-gate FinFET technology (IG-FinFET) are described in this paper for simultaneously reducing the active and standby mode power consumption while enhancing the data stability and the integration density.

A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part I: Model of the Intrinsic Channel Region

This paper presents a circuit-compatible compact model for the intrinsic channel region of the MOSFET-like single-walled carbon-nanotube field-effect transistors (CNFETs). This model is valid for

Static-noise margin analysis of MOS SRAM cells

The stability of both resistor-load (R-load) and full-CMOS SRAM cells is investigated analytically as well as by simulation. Explicit analytic expressions for the static-noise margin (SNM) as a

Carbon Nanotubes for High-Performance Electronics—Progress and Prospect

TLDR
By understanding the unique capabilities of carbon nanotubes and using them in unconventional designs, novel nanoelectronic applications may become feasible and much better control of materials quality must be obtained, and new fabrication processes must be developed before such applications can be realized.