PCI express and advanced switching: evolutionary path to building next generation interconnects
@article{Mayhew2003PCIEA, title={PCI express and advanced switching: evolutionary path to building next generation interconnects}, author={D. Mayhew and V. Krishnan}, journal={11th Symposium on High Performance Interconnects, 2003. Proceedings.}, year={2003}, pages={21-29} }
With processor and memory technologies pushing the performance limit, the bottleneck is clearly shifting towards the system interconnect. Any solution that addresses the PCI bus-based interconnect, which has serious scalability problems, must also protect the huge legacy infrastructure. PCI Express provides such an evolutionary approach and allows a smooth migration towards building a highly scalable next generation interconnect. Advanced switching further boosts the capabilities of PCI Express… CONTINUE READING
69 Citations
Implementing the Advanced Switching Minimum Bandwidth Egress Link Scheduler
- Computer Science
- Fifth IEEE International Symposium on Network Computing and Applications (NCA'06)
- 2006
- 6
- PDF
A high throughput 3D-bus interconnect for network processors
- Computer Science
- Microprocess. Microsystems
- 2006
A Framework to Provide Quality of Service over Advanced Switching
- Computer Science
- IEEE Transactions on Parallel and Distributed Systems
- 2008
- 9
- PDF
A Case Study in I/O Disaggregation using PCI Express Advanced Switching Interconnect (ASI)
- Computer Science
- 14th IEEE Symposium on High-Performance Interconnects (HOTI'06)
- 2006
- 4
Prototyping Efficient Interprocessor Communication Mechanisms
- Computer Science
- 2007 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation
- 2007
- 6
- PDF
Compatibility enhancement and performance measurement for socket interface with PCIe interconnections
- Computer Science
- Human-centric Computing and Information Sciences
- 2019
- 2
High performance architectures for Chip-to-Chip Communications on Network Line Cards
- Computer Science
- J. High Speed Networks
- 2007
Studying Several Proposals for the Adaptation of the DTable Scheduler to Advanced Switching
- Computer Science
- ISPA
- 2006
- 2
- PDF
References
SHOWING 1-10 OF 34 REFERENCES
Layered shortest path (LASH) routing in irregular system area networks
- Computer Science
- Proceedings 16th International Parallel and Distributed Processing Symposium
- 2002
- 84
- PDF
Routing lookups in hardware at memory access speeds
- Computer Science
- Proceedings. IEEE INFOCOM '98, the Conference on Computer Communications. Seventeenth Annual Joint Conference of the IEEE Computer and Communications Societies. Gateway to the 21st Century (Cat. No.98
- 1998
- 539
- PDF
End-to-end congestion control for infiniband
- Computer Science
- IEEE INFOCOM 2003. Twenty-second Annual Joint Conference of the IEEE Computer and Communications Societies (IEEE Cat. No.03CH37428)
- 2003
- 55
- PDF
A DC-Balanced, Partitioned-Block, 8B/10B Transmission Code
- Computer Science
- IBM J. Res. Dev.
- 1983
- 519
- PDF
Deadlock-Free Message Routing in Multiprocessor Interconnection Networks
- Computer Science
- IEEE Transactions on Computers
- 1987
- 2,282
- PDF
Classless Inter-Domain Routing (CIDR): an Address Assignment and Aggregation Strategy
- Computer Science
- RFC
- 1993
- 546
- PDF