PBuf: An On-Chip Packet Transfer Engine for MONARCH

@article{Bhatti2006PBufAO,
  title={PBuf: An On-Chip Packet Transfer Engine for MONARCH},
  author={R. Z. Bhatti and Craig S. Steele and Jeff Draper},
  journal={2006 49th IEEE International Midwest Symposium on Circuits and Systems},
  year={2006},
  volume={2},
  pages={531-535}
}
This paper describes the architecture and implementation of an on-chip packet interface/router called the packet buffer (PBuf) employed in the MOrphable Networked microARCHitecture (MONARCH). This work provides a brief overview of MONARCH and its subsystems to provide motivation for the PBuf design. MONARCH employs a hierarchy with various levels of address spaces. To connect the subsystems and keep the network complexities low, communication packets undergo an address translation process while… CONTINUE READING
1 Citations
9 References
Similar Papers

References

Publications referenced by this paper.
Showing 1-9 of 9 references

Exploiting ILP, TLP, and DLP Using Polymorphism in the TRIPs Architecture

  • K. Sankaralingam, R. Nagarajan, +5 authors C. R. Moore
  • International Symposium on Computer Architecture…
  • 2003
2 Excerpts

MONARCH: A Morphable Networked micro-ARCHitecture", High Performance Embedded Computing

  • J. Granacki, M. Vahey
  • 2002
1 Excerpt

Similar Papers

Loading similar papers…