Overcoming Variations in Nanometer-Scale Technologies

@article{Sapatnekar2011OvercomingVI,
  title={Overcoming Variations in Nanometer-Scale Technologies},
  author={Sachin S. Sapatnekar},
  journal={IEEE Journal on Emerging and Selected Topics in Circuits and Systems},
  year={2011},
  volume={1},
  pages={5-18}
}
  • S. Sapatnekar
  • Published 2 May 2011
  • Engineering
  • IEEE Journal on Emerging and Selected Topics in Circuits and Systems
Nanometer-scale circuits are fundamentally different from those built in their predecessor technologies in that they are subject to a wide range of new effects that induce on-chip variations. These include effects associated with printing finer geometry features, increased atomic-scale effects, and increased on-chip power densities, and are manifested as variations in process and environmental parameters and as circuit aging effects. The impact of such variations on key circuit performance… 

Figures from this paper

Test and characterization methodologies for advanced technology nodes. (Non traduit)
TLDR
This thesis presents the significant contributions made for enabling resolution of state of the art industrial test challenges via the design and implementation of novel test strategies (targeting the 28nm FDSOI technology node) for:•Detection & diagnosis of timing faults in standard cells•Analysis of Setup and Hold margins within silicon.
A variation-aware design for storage cells using Schottky-barrier-type GNRFETs
Graphene nanoribbons (GNRs) are a good replacement material for silicon to overcome short-channel effects in nanoscale devices. However, with continuous technology scaling, the variability of device
Incorporating parameter variations in BTI impact on nano-scale logical gates analysis
TLDR
Simulation based analysis of BTI and parameter variations in logic gates reveals that BTI impact is exacerbated in the presence of parameter variations with up to 15%.
Reliability-aware memory design using advanced reconfiguration mechanisms
TLDR
This thesis work tackles the problem of reliability concerns in memories by utilizing advanced reconfiguration techniques in both SRAM arrays and Memristive crossbar memories, which can extend the memory lifetime.
A process corner detection methodology for resilience towards process variations using adaptive body bias
The nanometre scale technology is fundamentally different from its predecessors as they are exposed to a wide variety of new effects that are induced on the transistor chips. One of the reliability
Design Automation Flow using Library Adaptation for Variation Aware Logic Synthesis
TLDR
This work proposes a design methodology from RTL to GDSII that incorporates LAVA technique at logic synthesis stage for creating variation tolerant design with negligible overhead and results clearly show the improvement of critical and near critical paths in presence of process variations with minimal power and area penalty.
Bias Temperature Instability Analysis, Monitoring and Mitigation for Nano-scaled Circuits
Technology scaling along with the process developments has resulted in performance improvement of the transistor, which is one of the basic building blocks in almost all the electronic systems.
Statistical Characterization of Flicker Noise Fluctuation of a Nano-Scale NMOS Transistor
The statistical variability of flicker noise for a nano-scale NMOS transistor due to intra-die variations in channel length, oxide thickness and mobility has been characterized. This has been done
Aging monitoring with local sensors in FPGA-based designs
  • C. Leong, J. Semião, F. Vargas
  • Computer Science
    2013 23rd International Conference on Field programmable Logic and Applications
  • 2013
TLDR
A novel aging monitoring methodology for FPGA-based designs to mitigate those effects is proposed, and it is shown that local sensors will anticipate system failure.
Effects of Device Parameter Variation in Low-Voltage Digital and Analog Circuits
In this paper, a closed-form model for device variability has been derived to study the impact of device parameter variations on low-voltage mixed signal circuits. Based on this model, a projected
...
1
2
3
4
5
...

References

SHOWING 1-10 OF 156 REFERENCES
Novel sizing algorithm for yield improvement under process variation in nanometer technology
TLDR
This paper proposes a sizing algorithm to ensure the speed of a circuit under process variation with a certain degree of confidence while maintaining the area and power budget within a limit.
A methodology to improve timing yield in the presence of process variations
TLDR
A method to identify certain paths in the circuit that are responsible for the spread of timing performance is described, based on defining a disutility function of the gate and path delays, which includes both the means and variances of the delay random variables.
Adaptive Techniques for Overcoming Performance Degradation Due to Aging in CMOS Circuits
TLDR
This paper begins by proposing the use of adaptive body bias (ABB) and adaptive supply voltage (ASV) to maintain optimal performance of an aged circuit, and demonstrates its advantages over a guard banding technique such as synthesis.
Characterization of soft errors caused by single event upsets in CMOS processes
TLDR
This paper presents radiation particle interactions with silicon, charge collection effects, soft errors, and their effect on VLSI circuits, and discusses the impact of SEUs on system reliability.
Criticality computation in parameterized statistical timing
TLDR
A novel algorithm to compute the criticality probability of every edge in the timing graph of a design with linear complexity in the circuit size, and it is shown that for large industrial designs with 442,000 gates, the algorithm computes all edge criticalities in less than 160 seconds.
Managing Process Variation in Intel’s 45nm CMOS Technology
TLDR
It is illustrated with data from the 45nm process generation where process variation is shown to be at least equivalent to (and in many cases better than) process variation in the 65nmand 90nm-process generations.
NBTI-Aware Synthesis of Digital Circuits
TLDR
A technology mapping technique that incorporates the NBTI stress and recovery effects, in order to ensure optimal performance of the circuit, during its entire lifetime, is presented.
Modeling of intra-die process variations for accurate analysis and optimization of nano-scale circuits
TLDR
It is shown that using Karhunen-Loeve expansion for accurate and efficient modeling of intra-die correlations in the semiconductor manufacturing process can provide up to 4-5times reduction in the variability space (number of random variables) while maintaining the same accuracy.
Design and reliability challenges in nanometer technologies
TLDR
This paper proposes design and CAD solutions for variation tolerance of sofi error rate scaling trends and sofl error tolerant circuits for reliabilitv enhancement.
Defining statistical sensitivity for timing optimization of logic circuits with large-scale process and environmental variations
TLDR
Why the traditional concepts of slack and critical path become ineffective under large-scale variations are demonstrated, and a novel sensitivity-based metric to assess the "criticality" of each path and/or arc in the statistical timing graph is proposed.
...
1
2
3
4
5
...