Output impedance linearization technique for current-steering DACs

  title={Output impedance linearization technique for current-steering DACs},
  author={Tao Zeng and Degang Chen},
  journal={Proceedings of 2010 IEEE International Symposium on Circuits and Systems},
Code and voltage dependence of the finite output impedance is a major contributor to current-steering DACs' nonlinearity. This paper introduces a novel output impedance linearization technique that very effectively reduces this code and voltage dependence. The linearization is achieved by using a small linearization DAC switched with control signals opposite to those for the main DAC. The area and power overhead is less than 5% of the main DAC. Simulation results with a 14-bit segmented current… CONTINUE READING


Publications referenced by this paper.
Showing 1-7 of 7 references

A 1.5 V 14 b 100 MS/s self-calibrated DAC

2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. • 2003
View 1 Excerpt

CMOS Data Converters for Communications.Boston

M. Gustavsson, J.Wikner, N. Tan
MA: Kluwer, • 2000
View 1 Excerpt

A 14-bit intrinsic accuracy Q2 random walk CMOS DAC

G. Van der Plas, J. Vandenbussche, W. Sansen, M. Steyaert, G. Gielen
IEEE J. Solid-State Circuits, vol. 34, pp. 1708–1718, Dec. 1999. • 1999
View 1 Excerpt

SFDRbandwidth limitations for high-speed high-resolution currentsteering CMOS D/A converters

A. Van den Bosch, M. Steyaert, W. Sansen
Proc. IEEE Int. Conf. Electronics, Circuits and Systems, 1999, pp. 1193–1196. • 1999
View 1 Excerpt

An 80-MHz 8-bit CMOS D/A converter

T. Miki, Y. Nakamura, +3 authors Y. Horiba
IEEE J. Solid State Circuits, vol. SC-21, no. 6, pp. 983–988, Dec. 1986. • 1986
View 1 Excerpt

A 12-bit intrinisic accuracy high-speed CMOS DAC

J. Bastos, A. M. Marques, M.S.J. Steyaert, W. Sansen
IEEE J. Solid- State Circuits, vol. 33, pp. 1959–1969, Dec. 1998. • 1959
View 2 Excerpts

Similar Papers

Loading similar papers…