Optimizing the location of ECC protection in Network-on-Chip

@article{Wang2016OptimizingTL,
  title={Optimizing the location of ECC protection in Network-on-Chip},
  author={Junshi Wang and Letian Huang and Qiang Li and Guangjun Li and Axel Jantsch},
  journal={2016 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS)},
  year={2016},
  pages={1-10}
}
The communication in Network-on-Chips (NoCs) may be subject to errors. Error Correcting Codes (ECCs) can be used to tolerate the transient faults in flits caused by Single Event Upsets (SEU). ECC can improve the reliability of a NoC significantly at the cost of extra area and power consumption. However, ECC units (encoders and decoders) may also suffer from SEU faults and thus may lead to over-protection, meaning that providing more ECC units does not further improve reliability. This work… CONTINUE READING

Figures, Tables, and Topics from this paper.

References

Publications referenced by this paper.
SHOWING 1-3 OF 3 REFERENCES

Energy-efficient Runtime Adaptive Scrubbing in fault-tolerant Network-on-Chips (NoCs) architectures

  • 2013 IEEE 31st International Conference on Computer Design (ICCD)
  • 2013
VIEW 9 EXCERPTS
HIGHLY INFLUENTIAL

Error resilience of intra-die and inter-die communication with 3D spidergon STNoC

  • 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)
  • 2010
VIEW 7 EXCERPTS
HIGHLY INFLUENTIAL

Configurable Error Control Scheme for NoC Signal Integrity

  • 13th IEEE International On-Line Testing Symposium (IOLTS 2007)
  • 2007
VIEW 4 EXCERPTS
HIGHLY INFLUENTIAL