Optimized shift register design using reversible logic

  title={Optimized shift register design using reversible logic},
  author={T. Nagapavani and V. Rajmohan and P. Rajendaran},
  journal={2011 3rd International Conference on Electronics Computer Technology},
Now a days, reversible logic is seeking lot of attraction due to its low power consumption. Though lot of research has been done in reversible combinational circuit design, the less work has been done in sequential logic, especially shift registers. In this work we proposed a new D-flip-flop whose efficiency is shown in terms of garbage output, constant input and number of gates. Using this proposed D flip-flop we also proposed efficient shift registers. 


Publications citing this paper.
Showing 1-2 of 2 extracted citations


Publications referenced by this paper.

Similar Papers

Loading similar papers…