Optimized power performance and simulation of reversible logic multiplexer

@article{Sharma2013OptimizedPP,
  title={Optimized power performance and simulation of reversible logic multiplexer},
  author={S. Sharma and S. B. Singh and S. Akashe},
  journal={2013 Annual International Conference on Emerging Research Areas and 2013 International Conference on Microelectronics, Communications and Renewable Energy},
  year={2013},
  pages={1-6}
}
  • S. Sharma, S. B. Singh, S. Akashe
  • Published 2013
  • Computer Science
  • 2013 Annual International Conference on Emerging Research Areas and 2013 International Conference on Microelectronics, Communications and Renewable Energy
  • The Reversible logic has emerged as more compatible and appropriate logic approaches and more prominent technology having its applications in the reversible operation based Low Power CMOS, Quantum Computing, Garbage inputs/outputs, Cryptography, Communication, nanotechnology, Optical Computing and Computer graphics. The Reversible logic circuit is very concise approach for the design of low power; low loss of information of computational structures that are very essential with the construction… CONTINUE READING
    3 Citations
    A Novel Design of Reversible Logic based 1-Bit and 4-Bit ALU
    • IIiiv QQQQQ
    • 2017
    Design and analysis of reversible multiplexer and demultiplexer using R-Gates
    • S. Mann, Rita Jain
    • Computer Science
    • 2017 International Conference on Recent Innovations in Signal processing and Embedded Systems (RISE)
    • 2017
    • 2

    References

    SHOWING 1-10 OF 22 REFERENCES
    Design of Control unit for Low Power ALU Using Reversible Logic
    • 21
    VHDL Implementation of Reversible Logic Gates
    • 16
    • PDF
    2 n :1 Reversible Multiplexer and its Transistor Implementation
    • 6
    Synthesis of reversible logic circuits
    • 465
    • PDF
    Low Cost Quantum Realization of Reversible Multiplier Circuit
    • 125
    A General Decomposition for Reversible Logic
    • 206
    • PDF
    Design of a reversible binary coded decimal adder by using reversible 4-bit parallel adder
    • H. M. Babu, A. Chowdhury
    • Computer Science
    • 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design
    • 2005
    • 64