Optimized Area and Optimized Speed Hardware Implementations of AES on FPGA

  title={Optimized Area and Optimized Speed Hardware Implementations of AES on FPGA},
  author={M. R. M. Rizk and Mohamed Morsy},
  journal={2007 2nd International Design and Test Workshop},
The Advanced Encryption Standard (AES) is the last standard for cryptography and has gained wide support as means to secure digital data. In this paper, Tradeoffs of speed vs. area that are inherent in the design of a security processor are explored. Two implementations of the AES on Xilinx Virtex 4 FPGA are introduced, the first design is called optimized area AES which is based on the basic architecture of the AES, the second one is called optimized speed AES which is based on the sub… CONTINUE READING
Highly Cited
This paper has 37 citations. REVIEW CITATIONS


Publications citing this paper.
Showing 1-10 of 25 extracted citations

Relocating Encrypted Partial Bitstreams by Advance Task Address Loading

2017 IEEE 25th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM) • 2017
View 5 Excerpts
Highly Influenced

An Efficient High Throughput FPGA Implementation of AES for Multi-gigabit Protocols

2012 10th International Conference on Frontiers of Information Technology • 2012
View 3 Excerpts
Highly Influenced

An ultra-high throughput and fully pipelined implementation of AES algorithm on FPGA

Microprocessors and Microsystems - Embedded Hardware Design • 2015
View 1 Excerpt

Cryptoraptor: High throughput reconfigurable cryptographic processor

2014 IEEE/ACM International Conference on Computer-Aided Design (ICCAD) • 2014
View 1 Excerpt


Publications referenced by this paper.
Showing 1-5 of 5 references

State of the Art in the Hardware Architecture

E. Oswald
European Network of Excellence in Cryptology, • 2005
View 1 Excerpt

Efficient Implementation of Rijndael Encryption with Composite Field Arithmetic

A.Rudra, P. K. Dubey, +3 authors P. Rohatgi
Proceedings CHES • 2001
View 1 Excerpt

Rijndael FPGA Implementation Utilizing Look-Up Tables

M. McLoone, J. V. McCanny
IEEE Workshop on Signal Processing Systems, • 2001
View 1 Excerpt

Realization of the Round 2 Candidates Using Altera FPGA", The Third AES Conference (AES3), New York, Apr

V. Fischer
View 1 Excerpt

Similar Papers

Loading similar papers…