Optimization of LDMOS array design for SOA and hot carrier lifetime

@article{Strachan2003OptimizationOL,
  title={Optimization of LDMOS array design for SOA and hot carrier lifetime},
  author={Andy Strachan and Douglas Brisbin},
  journal={ISPSD '03. 2003 IEEE 15th International Symposium on Power Semiconductor Devices and ICs, 2003. Proceedings.},
  year={2003},
  pages={84-87}
}
  • A. Strachan, D. Brisbin
  • Published 14 April 2003
  • Engineering
  • ISPSD '03. 2003 IEEE 15th International Symposium on Power Semiconductor Devices and ICs, 2003. Proceedings.
Optimization of LDMOS devices to meet safe operating area (SOA) and hot carrier lifetime targets is a current challenge for process development. This work focuses on novel results in the use of layout techniques and cell design to improve both SOA and hot carrier reliability of LDMOS arrays. Specific improvements to cell based array layouts that increase SOA and hot carrier lifetime for fixed transistor architecture are reported. 

Figures and Tables from this paper

Substrate Current Independent Hot Carrier Degradation in NLDMOS Devices
Automotive and telecom applications often require voltages in the 20-30V range. These circuits combine high performance CMOS with a high voltage MOS transistor. A possible choice for the high voltage
Effect of Photo Misalignment on N-LDMOS Hot Carrier Device Reliability
Power management devices often require operation in the 20 V to 30 V range. A common choice for the power MOS driver is an n-channel lateral DMOS (N-LDMOS) device. An advantage of N-LDMOS device is
Photo Misalignment Impact on the Hot Carrier Reliability of Lateral DMOS Devices
Power management devices often require operation in the 20 V to 30 V range. A common choice for the power MOS driver is an n-channel lateral DMOS (N-LDMOS) device. An advantage of N-LDMOS device is
Anomalous Safe Operating Area and Hot Carrier Degradation of NLDMOS Devices
Automotive and telecom applications often require voltages in the 20-30 V range. These circuits combine high-performance CMOS with a high-voltage MOS transistor. A possible choice for the
Scalable Spice Modeling of Integrated Power LDMOS Device Using a Cell-Based Building Block Approach
This paper illustrates a scalable Spice modeling method for an integrated power LDMOS device based on a multi-cell array structure. Depending on the location in the array (corner, edge, inner), three
Design of a monolithic 2 MHz fast transient voltage regulator chip
The Earth is mobile. There is a huge market for mobile power nowadays and in the near future. Efficient performance, functionality, small profile and low cost are the most wanted features for mobile
Part II: RF, ESD, HCI, SOA, and Self Heating Concerns in LDMOS Devices Versus Quasi-Saturation
Various LDMOS device design parameters to mitigate quasi-saturation (QS) have been identified. Based on this, a set of independent and mixed device designs to mitigate QS, while maximizing the device
Design of a monolithic high frequency fast transient buck for portable application
  • H. Deng, A. Huang, Yan Ma
  • Engineering
    2004 IEEE 35th Annual Power Electronics Specialists Conference (IEEE Cat. No.04CH37551)
  • 2004
The earth is mobile. There is a huge market for mobile power management ICs today and in the future. Fast transient response, efficient performance, small profile and low cost are the most desired
...
...

References

SHOWING 1-3 OF 3 REFERENCES
Hot carrier reliability of N-LDMOS transistor arrays for power BiCMOS applications
This paper evaluates the hot carrier performance of n-channel lateral DMOS (N-LDMOS) transistors. The N-LDMOS has been the common choice for the driver transistor in high voltage (20-30 V) smart
Optimization of low voltage n-channel LDMOS devices to achieve required electrical and lifetime SOA
Two-dimensional modeling is used to help quantitatively predict the amount of degradation in LDMOS device parameters as a function of stress time. Assuming the same trap density in the oxide,
The optimization of LBC6 power/mixed-signal IC BiCMOS process
A 30 V, 0.5 /spl mu/m, triple level metal (TLM) + thick top copper metal, power-BiCMOS technology for Hard Disk Drive (HDD) servo applications is described. Based on a die area analysis, a vital few