Optimization of Dual-Speed TAM Architectures for Efficient Modular Testing of SOCs

  title={Optimization of Dual-Speed TAM Architectures for Efficient Modular Testing of SOCs},
  author={A. Sehgal and K. Chakrabarty},
  journal={IEEE Transactions on Computers},
  • A. Sehgal, K. Chakrabarty
  • Published 2007
  • Computer Science
  • IEEE Transactions on Computers
  • The increasing complexity of system-on-chip (SOC) integrated circuits has spurred the development of versatile automatic test equipment (ATE) that can simultaneously drive different channels at different data rates. Examples of such ATEs include the Agilent 93000 series tester based on port scalability and the test processor-per-pin architecture and the Tiger system from Teradyne. The number of tester channels with high data rates may be constrained in practice, however, due to ATE resource… CONTINUE READING
    A genetic algorithm based approach for system-on-chip test scheduling using dual speed TAM with power constraint
    • 6
    • Highly Influenced
    • Open Access
    Cost-optimal design of wireless pre-bonding test framework
    • 5
    Dual-Speed TAM Optimization of 3D SoCs for Mid-bond and Post-bond Testing
    • 3
    Area-time associated test cost model for SoC and lower bound of test time
    • 1
    Hybrid 3D pre-bonding test framework design
    • 1
    • Open Access
    Research and Implementation of Test Pattern Generation Based on General structure Model of SOC


    Publications referenced by this paper.
    Effective and efficient test architecture design for SOCs
    • 197
    SOC test planning using virtual test access architectures
    • 52
    • Open Access
    Optimal test access architectures for system-on-a-chip
    • 109
    • Open Access
    On using rectangle packing for SOC wrapper/TAM co-optimization
    • 172
    • Open Access
    A fast and low cost testing technique for core-based system-on-chip
    • 60
    • Open Access
    An integrated system-on-chip test framework
    • 92
    • Open Access
    A structured test re-use methodology for core-based system chips
    • 262