Optimised Application Specific Architecture Generation and Mapping Approach for Heterogeneous 3D Networks-on-Chip

@article{Agyeman2013OptimisedAS,
  title={Optimised Application Specific Architecture Generation and Mapping Approach for Heterogeneous 3D Networks-on-Chip},
  author={Michael Opoku Agyeman and Ali Ahmadinia},
  journal={2013 IEEE 16th International Conference on Computational Science and Engineering},
  year={2013},
  pages={794-801}
}
Heterogeneous architectures have emerged to combine 2D routers and 3D routers in NoCs producing 3D NoCs with lower area and power consumption while maintaining the performance of homogeneous 3D NoCs. An efficient application mapping on heterogeneous 3D NoCs can be complex. However, application mapping has a great impact on the performance, reliability and energy consumption of NoCs. This paper presents an energy and reliability aware multi-application mapping algorithm for heterogeneous 3D NoCs… CONTINUE READING

Similar Papers

Citations

Publications citing this paper.
SHOWING 1-10 OF 10 CITATIONS

Energy and communication aware task mapping for MPSoCs

  • J. Parallel Distrib. Comput.
  • 2018
VIEW 1 EXCERPT
CITES BACKGROUND

An Analytical Channel Model for Emerging Wireless Networks-on-Chip

  • 2016 IEEE Intl Conference on Computational Science and Engineering (CSE) and IEEE Intl Conference on Embedded and Ubiquitous Computing (EUC) and 15th Intl Symposium on Distributed Computing and Applications for Business Engineering (DCABES)
  • 2016

An Efficient 2D Router Architecture for Extending the Performance of Inhomogeneous 3D NoC-Based Multi-Core Architectures

  • 2016 International Symposium on Computer Architecture and High Performance Computing Workshops (SBAC-PADW)
  • 2016
VIEW 1 EXCERPT
CITES BACKGROUND

DeFrag: Defragmentation for Efficient Runtime Resource Allocation in NoC-Based Many-core Systems

  • 2015 23rd Euromicro International Conference on Parallel, Distributed, and Network-Based Processing
  • 2015
VIEW 1 EXCERPT
CITES METHODS

References

Publications referenced by this paper.
SHOWING 1-10 OF 15 REFERENCES

Energy and reliability oriented mapping for regular Networks-on-Chip

  • Proceedings of the Fifth ACM/IEEE International Symposium
  • 2011
VIEW 5 EXCERPTS
HIGHLY INFLUENTIAL

Low power heterogeneous 3D Networks-on-Chip architectures

  • 2011 International Conference on High Performance Computing & Simulation
  • 2011
VIEW 4 EXCERPTS
HIGHLY INFLUENTIAL

New heuristic algorithms for energy aware application mapping and routing on mesh-based NoCs

  • Journal of Systems Architecture - Embedded Systems Design
  • 2011
VIEW 7 EXCERPTS
HIGHLY INFLUENTIAL

Three dimensional network-onchip architectures

A. B. Kostas Siozios, D. Soudris
  • Networks-on-Chips: Theory and Practice, H. E. Fayez Gebali and M. W. El-Kharashi, Eds. CRC Press, 2009, pp. 1–28.
  • 2009
VIEW 4 EXCERPTS
HIGHLY INFLUENTIAL

Bandwidth-constrained mapping of cores onto NoC architectures

  • Proceedings Design, Automation and Test in Europe Conference and Exhibition
  • 2004
VIEW 8 EXCERPTS
HIGHLY INFLUENTIAL

A study of Through Silicon Via impact to 3D Network-on-Chip design

  • 2010 International Conference on Electronics and Information Engineering
  • 2010
VIEW 2 EXCERPTS

Embedded system synthesis benchmarks suite (e3s)

R. Dick
  • {http: //ziyang.eecs.umich.edu/dickrp/e3s/}, accessed: 06/2010.
  • 2010
VIEW 3 EXCERPTS

Impact of 3D design choices on manufacturing cost

  • 2009 IEEE International Conference on 3D System Integration
  • 2009
VIEW 2 EXCERPTS