Optimal code and data layout in embedded systems

  title={Optimal code and data layout in embedded systems},
  author={T. R. Kumar and R. Govindarajan and C. Ravikumar},
  journal={16th International Conference on VLSI Design, 2003. Proceedings.},
Efficient layout of code and data sections in various types/levels of memory in an embedded system is very critical not only for achieving real-time performance, but also for reducing its cost and power consumption. In this paper we formulate the optimal code and data section layout problem as an integer linear programming (ILP) problem. The proposed formulation can handle: (i) on-chip and off-chip memory, (ii) multiple on-chip memory banks, (iii) single and dual ported on-chip RAMS, (iv… Expand
6 Citations
Buffer Allocation Based On-Chip Memory Optimization for Many-Core Platforms
  • 1
Embedded Systems
  • PDF
FPGA-Based Nonlinear Model Predictive Control of Electric Drives
  • 5
  • PDF


On-chip vs. off-chip memory: the data partitioning problem in embedded processor-based systems
  • 240
  • PDF
Memory exploration for low power embedded systems
  • Wen-Tsong Shiue, C. Chakrabarti
  • Computer Science
  • ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349)
  • 1999
  • 75
Cache conscious data layout organization for embedded multimedia applications
  • 38
  • PDF
Exploiting dual data-memory banks in digital signal processors
  • 116
  • PDF
Code transformations for low power caching in embedded multimedia processors
  • C. Kulkarni, F. Catthoor, H. Man
  • Computer Science
  • Proceedings of the First Merged International Parallel Processing Symposium and Symposium on Parallel and Distributed Processing
  • 1998
  • 45
  • PDF
Local memory exploration and optimization in embedded systems
  • 78
Memory Issues in Embedded Systems-on-Chip: Optimizations and Exploration
  • 176
Variable partitioning for dual memory bank DSPs
  • R. Leupers, Daniel Kotte
  • Computer Science
  • 2001 IEEE International Conference on Acoustics, Speech, and Signal Processing. Proceedings (Cat. No.01CH37221)
  • 2001
  • 61
  • PDF
How to solve the current memory access and data transfer bottlenecks: at the processor architecture or at the compiler level?
  • F. Catthoor, N. Dutt, C. Kozyrakis
  • Computer Science
  • Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537)
  • 2000
  • 2
  • Highly Influential