Optimal bypass monitor for high performance last-level caches

@article{Li2012OptimalBM,
  title={Optimal bypass monitor for high performance last-level caches},
  author={Lingda Li and Dong Tong and Zichao Xie and Junlin Lu and Xu Cheng},
  journal={2012 21st International Conference on Parallel Architectures and Compilation Techniques (PACT)},
  year={2012},
  pages={315-324}
}
In the last-level cache, large amounts of blocks have reuse distances greater than the available cache capacity. Cache performance and efficiency can be improved if some subset of these distant reuse blocks can reside in the cache longer. The bypass technique is an effective and attractive solution that prevents the insertion of harmful blocks. Our analysis shows that bypass can contribute significant performance improvement, and the optimal bypass can achieve similar performance compared to… CONTINUE READING
Highly Cited
This paper has 27 citations. REVIEW CITATIONS

Citations

Publications citing this paper.
Showing 1-10 of 21 extracted citations

SCIP: Selective cache insertion and bypassing to improve the performance of last-level caches

2013 IEEE Jordan Conference on Applied Electrical Engineering and Computing Technologies (AEECT) • 2013
View 6 Excerpts
Highly Influenced

A Split Cache Hierarchy for Enabling Data-Oriented Optimizations

2017 IEEE International Symposium on High Performance Computer Architecture (HPCA) • 2017
View 1 Excerpt

A hybrid approach to cache management in heterogeneous CPU-FPGA platforms

2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD) • 2017
View 1 Excerpt

References

Publications referenced by this paper.
Showing 1-6 of 6 references

Sampling Dead Block Prediction for Last-Level Caches

2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture • 2010
View 19 Excerpts
Highly Influenced

Using dead blocks as a virtual victim cache

2010 19th International Conference on Parallel Architectures and Compilation Techniques (PACT) • 2010
View 10 Excerpts
Highly Influenced

SHiP: Signature-based Hit Predictor for high performance caching

2011 44th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO) • 2011
View 5 Excerpts
Highly Influenced

Similar Papers

Loading similar papers…