Optimal Schemes for ADC BIST Based on Histogram

@article{Yongsheng2005OptimalSF,
  title={Optimal Schemes for ADC BIST Based on Histogram},
  author={Wang Yong-sheng and Wang Jin-xiang and Lai Feng-chang and Ye Yi-zheng},
  journal={14th Asian Test Symposium (ATS'05)},
  year={2005},
  pages={52-57}
}
Two testing time reducing schemes of histogram-based BIST (built-in self test) for testing of ADC IPs (intellectual property) are presented in this paper. The first technique uses parallel time decomposition to minimize not only chip area overhead but also testing time in the ADC BIST based on histogram. The second scheme named fold linear histogram-based BIST is proposed to further reduce testing time during computation of DNL (differential nonlinearity) and INL (integral nonlinearity) with… CONTINUE READING

Citations

Publications citing this paper.
SHOWING 1-10 OF 19 CITATIONS

A robust ADC code hit counting technique

  • 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)
  • 2010
VIEW 4 EXCERPTS
CITES BACKGROUND & METHODS
HIGHLY INFLUENCED

Histogram Based ADC BIST for Hardware Overhead Optimization

  • 2007
VIEW 4 EXCERPTS
CITES METHODS
HIGHLY INFLUENCED

Testing of Trusted CMOS Data Converters

  • 2012 IEEE Computer Society Annual Symposium on VLSI
  • 2012
VIEW 2 EXCERPTS
CITES BACKGROUND

References

Publications referenced by this paper.
SHOWING 1-10 OF 10 REFERENCES

Implementation of a linear histogram BIST for ADCs

  • Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001
  • 2001
VIEW 6 EXCERPTS
HIGHLY INFLUENTIAL

A simplified polynomial-fitting algorithm for DAC and ADC BIST

  • Proceedings International Test Conference 1997
  • 1997
VIEW 4 EXCERPTS
HIGHLY INFLUENTIAL

A signature analyzer for analog and mixed-signal circuits

  • Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computers and Processors
  • 1994
VIEW 4 EXCERPTS
HIGHLY INFLUENTIAL

The need for infrastructure IP in SoCs

Yervant Zorian, S. Pateras, M. Nicolaidis
  • Proc. Design, Automation and Test in Europe,
  • 2002
VIEW 1 EXCERPT