Corpus ID: 17944704

Optimal Combination of Number of Taps and Coefficient Bit-Width for Low Power FIR Filter Realization

@inproceedings{Portela2003OptimalCO,
  title={Optimal Combination of Number of Taps and Coefficient Bit-Width for Low Power FIR Filter Realization},
  author={Jo{\~a}o Portela and Eduardo Costa and Jos{\'e} C. Monteiro},
  year={2003}
}
This paper addresses the optimization of FIR filters for low power. We propose a search algorithm to find the combination of the number of taps and coefficient bit-width that leads to the minimum number of total partial sums, and hence to the least power consumption. We show that the minimum number of taps does not necessarily lead to the least power consumption in fully parallel FIR filter architectures. This is particularly true if the reduction of the bit-width of the coefficients is taken… Expand

Figures and Tables from this paper

An improved synthesis method for low power hardwired FIR filters
TLDR
The results show significant reduction in the number of adders and logic depth of the multiplier block with a minimal degradation in the filter transfer characteristics, showing the usefulness of the proposed method for low power design of parallel filters. Expand
Performance evaluation of parallel FIR filter optimizations in ASICs and FPGA
TLDR
It is shown that it is possible to achieve area savings for both, ASIC or FPGAs implementation and common sub-expression elimination among multipliers in constant coefficients parallel FIR filter optimizations. Expand
An Efficient 256-Tap Parallel FIR Digital Filter Implementation Using Distributed Arithmetic Architecture
TLDR
FPGA implementation of Finite Impulse Response (FIR) filters using Distributed Arithmetic (DA) which substitute multiply and accumulate operations with a series of Look-Up-Table (LUT) accesses is discussed. Expand
Design Optimization Techniques Evaluation for High Performance Parallel FIR Filters in FPGA
This paper presents synthesis results on a method t o minimize the amount of hardware needed to implement a parallel digital finite impulse response (FIR) filt ers for hardwired (fixed coefficients)Expand
A power-predictive environment for fast and power-aware ASIC-based FIR filter design
TLDR
The main results show that the proposed power-predictive environment enables a fast and power-aware decision even in mathematical design level enabling saves in power dissipation with better filter quality, and also enabling a reduction in the time-to-market, which nowadays is a very important requirement. Expand
A High Performance Parallel FIR Filters Generation Tool
This paper presents generation tool and performance results on a method to minimize the amount of hardware needed to implement a parallel digital finite impulse response (FIR) filters for hardwiredExpand
A VHDL Generation Tool for Optimized Parallel FIR Filters
TLDR
The generation tool employs a combination of two approaches: first, the reduction of the coefficients to n-power-of-two (NPT) terms, using cannonical signed digit (CSD) as an option, followed by common subexpression elimination among multipliers. Expand

References

SHOWING 1-5 OF 5 REFERENCES
Tradeoffs between residue number system and traditional FIR filters
  • A. Nannarelli, M. Re, G. Cardarilli
  • Mathematics, Computer Science
  • ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196)
  • 2001
TLDR
The resulting implementations show that the RNS filters are smaller and consume less power than the corresponding ones in TCS, when the number of taps is larger than sixteen. Expand
High throughput FIR filter design for low power SoC applications
  • A. Erdogan, T. Arslan
  • Engineering
  • Proceedings of 13th Annual IEEE International ASIC/SOC Conference (Cat. No.00TH8541)
  • 2000
This paper introduces a framework for the implementation of high throughput FIR filters for low power applications. The design methodology incorporated in this framework results in highly flexibleExpand
Discrete-time Signal Processing. Vol.2
SLS: An Efficient Switch- Level Timing Simulator Using Min-Max Voltage Waveforms
  • In Proceedings of the International Conference on Very Large Scale Integration,
  • 1989