Optimal Clock Period FPGA Technology Mapping for Sequential Circuits

  title={Optimal Clock Period FPGA Technology Mapping for Sequential Circuits},
  author={Peichen Pan and C. L. Liu},
In this paper, we study the technology mapping problem for sequential circuits for LUTbased FPGAs. Existing approaches map the combinational logic between ipops (FFs) while assuming the positions of the FFs are xed. We study in this paper a new approach to the problem, in which retiming is integrated into the technology mapping process. We present a polynomial time technology mapping algorithm that can produce a mapping solution with the minimum clock period while assuming FFs can be… CONTINUE READING
Highly Cited
This paper has 44 citations. REVIEW CITATIONS
22 Citations
2 References
Similar Papers


Publications citing this paper.
Showing 1-10 of 22 extracted citations


Publications referenced by this paper.

Similar Papers

Loading similar papers…