Operating system support for overlapping-ISA heterogeneous multi-core architectures

@article{Li2010OperatingSS,
  title={Operating system support for overlapping-ISA heterogeneous multi-core architectures},
  author={Tong Li and Paul Brett and Rob C. Knauerhase and David A. Koufaty and Dheeraj Reddy and Scott Hahn},
  journal={HPCA - 16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture},
  year={2010},
  pages={1-12}
}
A heterogeneous processor consists of cores that are asymmetric in performance and functionality. Such a design provides a cost-effective solution for processor manufacturers to continuously improve both single-thread performance and multi-thread throughput. This design, however, faces significant challenges in the operating system, which traditionally assumes only homogeneous hardware. This paper presents a comprehensive study of OS support for heterogeneous architectures in which cores have… CONTINUE READING

Citations

Publications citing this paper.
SHOWING 1-10 OF 104 CITATIONS, ESTIMATED 28% COVERAGE

Towards completely fair scheduling on asymmetric single-ISA multicore processors

VIEW 31 EXCERPTS
CITES BACKGROUND, METHODS & RESULTS
HIGHLY INFLUENCED

Ray traced rendering using GPGPU devices

VIEW 11 EXCERPTS
CITES BACKGROUND & METHODS
HIGHLY INFLUENCED

Fair-Share Scheduling for Performance-Asymmetric Multicore Architecture via Scaled Virtual Runtime

  • 2015 IEEE 21st International Conference on Embedded and Real-Time Computing Systems and Applications
  • 2015
VIEW 10 EXCERPTS
CITES BACKGROUND & METHODS
HIGHLY INFLUENCED

Fast Dynamic Binary Rewriting for flexible thread migration on shared-ISA heterogeneous MPSoCs

  • 2014 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XIV)
  • 2014
VIEW 6 EXCERPTS
CITES METHODS, BACKGROUND & RESULTS
HIGHLY INFLUENCED

Hard periodic real-time task scheduling on mobile heterogeneous processor

  • The 5th Conference on Information and Knowledge Technology
  • 2013
VIEW 4 EXCERPTS
CITES BACKGROUND
HIGHLY INFLUENCED

Mechanism to Mitigate AVX-Induced Frequency Reduction

VIEW 4 EXCERPTS
CITES BACKGROUND
HIGHLY INFLUENCED

FILTER CITATIONS BY YEAR

2008
2019

CITATION STATISTICS

  • 16 Highly Influenced Citations

  • Averaged 11 Citations per year over the last 3 years

References

Publications referenced by this paper.
SHOWING 1-10 OF 28 REFERENCES

The Cell Broadband Engine: Exploiting Multiple Levels of Parallelism in a Chip Multiprocessor

  • International Journal of Parallel Programming
  • 2006
VIEW 7 EXCERPTS
HIGHLY INFLUENTIAL

Extending the world’s most popular processor architecture

R. Ramanathan, R. Curry, +3 authors M. J. Buxton
  • White Paper, Intel Corporation,
  • 2007
VIEW 3 EXCERPTS
HIGHLY INFLUENTIAL

16-bit 3D convolution: SSE4 and OpenMP implementation on the Penryn CPU

Z. Danovich
  • Intel Software Network,
  • 2008
VIEW 1 EXCERPT

Similar Papers

Loading similar papers…