• Corpus ID: 57644514

Operating system support for a dynamically reconfigurable VLIW processor

@inproceedings{Kulkarni2018OperatingSS,
  title={Operating system support for a dynamically reconfigurable VLIW processor},
  author={Anurag Kulkarni},
  year={2018}
}
The ρ-VEX is a dynamically reconfigurable VLIW processor, developed at TU Delft, which is capable of extracting large amounts of parallelism from applications running on it. However, without a dedicated software layer to dictate the reconfigurations, the ρ-VEX has to depend on another processor to carry out its reconfigurations meaningfully. Otherwise, this task can be left to the applications themselves, which would increase their complexity. In order to make the ρ-VEX capable of behaving as a… 

References

SHOWING 1-10 OF 19 REFERENCES
A Dynamically Reconfigurable VLIW Processor and Cache Design with Precise Trap and Debug Support
This thesis describes the design and implementation of a VLIW processor and associated caches based on the ρ-VEX concept. An ρ-VEX processor must be dynamically (runtime) reconfigurable to behave as
Targeting static and dynamic workloads with a reconfigurable VLIW processor
TLDR
This thesis explores the use of the proposed reconfigurable VLIW processor to target the full spectrum of embedded workloads and shows that the real-time characteristics of the processor are evaluated and it is shown to have better schedulability compared to static processors.
Porting Linux to the rVEX reconfigurable VLIW softcore
TLDR
The design and implementation of an FPGA-based hardware platform based on the rVEX VLIW softcore and the adaption of a Linux 2.0 no_mmu kernel to run on that platform are described.
Embedded computing - a VLIW approach to architecture, compilers, and tools
TLDR
A new age of embedded computing design is described, in which the processor is central, making the approach radically distinct from contemporary practices of embedded systems design, and why it is essential to take a computing-centric and system-design approach to the traditional elements of nonprogrammable components, peripherals, interconnects and buses.
Chameleon: operating system support for dynamic processors
TLDR
Chameleon is presented, an extension to Linux to support dynamic processors that can reconfigure their cores at runtime that provides processor proxies to enable rapid reconfiguration, execution objects to abstract the processing capabilities of physical CPUs, and a cluster scheduler to balance the needs of sequential and parallel programs.
Support for dynamic issue width in VLIW processors using generic binaries
TLDR
This paper proposes a novel way to execute the same binary on different issue-width processors without much hardware modifications, and proposes to change the compiler and assembler to ensure correct results.
Dynamically Reconfigurable Fault-Tolerant Design of r-VEX Softcore Processor
TLDR
A dynamically reconfigurable fault-tolerant mode is presented in r-VEX, a softcore processor, so that it could be used as an attractive alternative to expensive radiation-hardened processors for space-based applications.
DyRACT: A partial reconfiguration enabled accelerator and test platform
TLDR
This work presents a PR-enabled FPGA platform that allows user modules to be loaded onto the FPGAs, inputs to be applied, results obtained, and functions to be swapped at runtime.
Understanding the Linux Kernel
TLDR
This edition of Understanding the Linux Kernel covers Version 2.6, which has seen significant changes to nearly every kernel subsystem, particularly in the areas of memory management and block devices.
Linux Kernel Development
TLDR
The third edition of Linux Kernel Development includes new and updated material throughout the book, including an all-new chapter on kernel data structures and Extended coverage of virtual memory and memory allocation Tips on debugging the Linux kernel.
...
...