Corpus ID: 62400965

Operating system management of shared caches on multicore processors

  title={Operating system management of shared caches on multicore processors},
  author={David K. Tam},
Our thesis is that operating systems should manage the on-chip shared caches of multicore processors for the purposes of achieving performance gains. Consequently, this dissertation demonstrates how the operating system can profitably manage these shared caches. Two shared-cache management principles are investigated: (1) promoting shared use of the shared cache, demonstrated by an automated online thread clustering technique, and (2) providing cache space isolation, demonstrated by a software… Expand
Operating System-Aware Cache Optimization Techniques for Multi Core Processors
This paper gives an overview of all such designs that have coupled the on-chip cache optimization techniques with the operating system mechanisms and policies and suggested techniques to predict their effectiveness. Expand
NUMA-aware graph mining techniques for performance and energy efficiency
A scheme for adaptive data layout, which reorganizes the graph after observing parallel access patterns, and a dynamic task scheduler that encourages shared data between neighboring cores are implemented. Expand
Effects of Processes Forcing on CPU and Total Execution-Time Using Multiprocessor Shared Memory System
In this paper the applications of Shared Memory systems towards the implementation of the Parallel Processing approach is provided. Multiple tasks can be dealt with the applications of such systemsExpand
A Run-Time Program Phase Detection Technique for Optimizing Per-Phase L2 Cache Demand
Article history: Received: 31 March 2016 Received in revised form: 25 May 2016 Accepted: 1 June 2016 Available online: 13 July 2016 Understanding program behavior is at the foundation of computerExpand
Dynamic Cache Partitioning for Multi-Core Systems


Enhancing operating system support for multicore processors by using hardware performance monitoring
This paper shows how hardware performance monitors can be used to provide a fine-grained, closely-coupled feedback loop to dynamic optimizations done by a multicore-aware operating system. Expand
Managing Shared L 2 Caches on Multicore Systems in Software
Most of today’s multi-core processors feature shared L2 caches. A major problem faced by such architectures is cac he contention, where multiple cores compete for usage of the si ngle shared L2Expand
Adaptive set pinning: managing shared caches in chip multiprocessors
A new classification of cache misses - CII: Compulsory, Inter-processor and Intra-processor misses - is presented for CMPs with shared caches to provide a better understanding of the interactions between memory transactions of different processors at the level of shared cache in a CMP. Expand
A case for integrated processor-cache partitioning in chip multiprocessors
Extensive simulations using a set of multiprogrammed workloads show that the integrated processor-cache partitioning scheme facilitates achieving better performance isolation as compared to state of the art hardware/software based solutions. Expand
Cache contention and application performance prediction for multi-core systems
CAMP estimates the performance degradation due to cache contention of processes running on CMPs and provides an automated way to obtain process-dependent characteristics, such as reuse distance histograms, without offline simulation, operating system modification, or additional hardware. Expand
Optimizing shared cache behavior of chip multiprocessors
The proposed data locality optimization scheme improves inter-core conflict misses in the shared cache by 67% on average when both allocation and scheduling are used and the execution time improvements achieved are very close to the optimal savings that could be achieved using a hypothetical scheme. Expand
Enabling software management for multicore caches with a lightweight hardware support
This work proposes to provide an affordable and lightweight hardware support to coordinate with OS-based cache management policies that are scalable to many-cores, and perform comparably with other proposed hardware solutions, but have much lower overheads, therefore can be easily adopted in commodity processors. Expand
Adaptive insertion policies for managing shared caches
This paper proposes Thread-Aware Dynamic Insertion Policy (TADIP), a adaptive insertion policy that can take into account the memory requirements of each of the concurrently executing applications and provides performance benefits similar to doubling the size of an LRU-managed cache. Expand
OS-controlled cache predictability for real-time systems
An OS-controlled application-transparent cache-partitioning technique that can be transparently assigned to tasks for their exclusive use and the interaction of both are analysed with regard to cache-induced worst case penalties. Expand
Comprehensive Hardware and Software Support for Operating Systems to Exploit
A cost-performance comparison of these schemes suggests that the most cost-effective ones are code layout optimization and block operation support, while the least cost- effective one is software data prefetching. Expand