OpenMP Implementation and Performance on Embedded Renesas M 32 R Chip Multiprocessor

@inproceedings{Hotta2006OpenMPIA,
  title={OpenMP Implementation and Performance on Embedded Renesas M 32 R Chip Multiprocessor},
  author={Yoshihiko Hotta and Mitsuhisa Sato and Yoshihiro Nakajima and Yoshinori Ojima},
  year={2006}
}
CMP (Chip Multiprocessor) is a promising processor architecture, not only for high performance but also for reducing power and energy consumption in embedded applications. We have implemented an OpenMP compiler for an embedded Renesas M32R chip multiprocessor as a parallel programming environment. In this paper, we report the preliminary performance of OpenMP benchmarks, including scientific and multimedia applications on the M32R CMP. We found that OpenMP allows users to easily obtain… CONTINUE READING

Citations

Publications citing this paper.
Showing 1-10 of 10 extracted citations

Effective OpenMP Implementation and Translation For Multiprocessor System-On-Chip without Using OS

2007 Asia and South Pacific Design Automation Conference • 2007
View 4 Excerpts
Highly Influenced

Deploying OpenMP on an embedded multicore accelerator

2013 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS) • 2013
View 1 Excerpt

XMCAPI: Inter-core Communication Interface on Multi-chip Embedded Systems

2011 IFIP 9th International Conference on Embedded and Ubiquitous Computing • 2011
View 1 Excerpt

Performance and Power Analysis of Parallelized Implementations on an MPCore Multiprocessor Platform

2007 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation • 2007
View 1 Excerpt

References

Publications referenced by this paper.
Showing 1-6 of 6 references

Measurement and chracterization of power consumption of microprocessors for power-aware computing

Y. Hotta, M. Sato, T. Boku, D. Takahashi, C. Takahashi
In CoolChips7, • 2004
View 1 Excerpt

A 600MHz Single-Chip Multiprocessor with 4.8GB/s Internal Shared Pipelined Bus and 512kB Internal Memory

S. Kaneko
In 2003 International Solid-State Circuits Conference, • 2003
View 1 Excerpt

Similar Papers

Loading similar papers…